Skip to main content
Search jobs

IP Logic Design Engineer - Coherent Fabric, Caching controllers, Memory Controller

Santa Clara, California, United States| Boxborough, Massachusetts, United States Job ID JR0270854 Job Category Silicon Hardware Engineering Work Mode Hybrid Experience Level Experienced Full/Part Time Full Time
Apply

Job Description


We are seeking a highly skilled and motivated Logic Designer with expertise in the design and development of link and network layers for coherent fabric systems. This role focuses on creating advanced solutions for data center and AI chips. The ideal candidate will have hands-on RTL coding skills and experience in interface bridge development for protocol translations.

Responsibilities will include but are not limited to:

  • Define micro-architecture and design specifications for link and network layers of coherent fabric systems.
  • Develop and optimize RTL code for high-performance, low-power designs with a focus on scalability and reliability.
  • Implement bridges and translation layers between various industry-standard protocols (e.g., PCIe, CXL, CCIX, AXI, etc.).
  • Work closely with architecture and verification teams to ensure design correctness and alignment with system requirements.
  • Collaborate on performance modeling, timing analysis, and power optimization of the design.
  • Participate in design reviews, ensuring high-quality deliverables and adherence to project schedules.
  • Debug, analyze, and resolve design and implementation issues, working collaboratively across teams.
  • Stay up to date with industry trends in coherent fabrics, AI accelerators, and data center technologies.

In addition to the qualifications a successful candidate will demonstrate:

  • Communication and collaboration skills.
  • Problem-solving and analytical skills.

Qualifications


You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications:

The candidate must have at least one of the following:

  • Bachelor's Degree in Electrical Engineering, Computer Engineering, or a related field with at least 4+ years' experience in the following:
    - Micro-architecture and RTL design for advanced SoCs
    - Expertise in link and network layers of coherent fabric systems
    - Hands-on experience in developing protocol bridges for interface translations; and experience with coherent protocols (CXL, CCIX, PCIe, or similar) and interconnect technologies OR;
  • Master's Degree in Electrical Engineering, Computer Engineering, or a related field with at least 3+ years' experience in the following:
    - Micro-architecture and RTL design for advanced SoCs
    - Expertise in link and network layers of coherent fabric systems
    - Hands-on experience in developing protocol bridges for interface translations; and experience with coherent protocols (CXL, CCIX, PCIe, or similar) and interconnect technologies OR;
  • PhD in Electrical Engineering, Computer Engineering, or a related field.

Preferred Qualifications:

  • Technical Experience.
  • Proficiency in RTL design using Verilog or SystemVerilog.
  • Knowledge in micro-architecture and pipeline design.
  • Expertise in simulation, debugging, and performance tuning tools.
  • Knowledge in scripting languages (Python, Perl, or TCL) for automation and design flow optimization.

Inside this Business Group


The Data Center & Artificial Intelligence Group (DCAI) is at the heart of Intel’s transformation from a PC company to a company that runs the cloud and billions of smart, connected computing devices. The data center is the underpinning for every data-driven service, from artificial intelligence to 5G to high-performance computing, and DCG delivers the products and technologies—spanning software, processors, storage, I/O, and networking solutions—that fuel cloud, communications, enterprise, and government data centers around the world.

Other Locations



US, Boxborough


Posting Statement


All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Benefits


We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.



Annual Salary Range for jobs which could be performed in the US $121,050.00-$170,890.00
*Salary range dependent on a number of factors including location and experience


Working Model


This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.
Apply
Maggie, Offensive Security Researcher

Maggie Offensive Security Researcher

“I’ve always wanted to do something that changes the world — at Intel, I feel appreciated, and I’ve gained more confidence in myself. It makes me feel like I’m capable of doing great things.”

  • Platform Hardware Design Engineer Malaysia View job
  • Senior Backend Physical Design Engineer Multiple Locations View job
  • Environmental , Health and Safety Engineer (EHS) Shanghai, China View job
View all jobs

You don't have Recently Viewed Jobs yet.

View all jobs

You don't have Saved Jobs yet.

View all jobs

Join Our Talent Community

Be the first to hear about what's happening at Intel! Sign up to receive the latest news and updates.

Sign up