Skip to main content
Search jobs

SoC RTL Designer Engineer

Folsom, California, United States| Santa Clara, California, United States Job ID JR0264561 Job Category Silicon Hardware Engineering Work Mode Hybrid Experience Level Experienced Full/Part Time Full Time

Job Description

If you are passionate about computer graphics and working with leading graphics engineers on Intel's latest GPU/CPU architecture, then our Client GFX and AI Graphics Engineering (CGAI) Team has opportunities for you. Client GFX and AI Graphics Engineering (CGAI) is responsible for delivering industry-leading GPU (3D, media, compute, and display) hardware intellectual property (IP) blocks and system-on-chip (SoC) products for discrete graphics and throughput computing. We strive to lead the industry through continuous innovation and world-class engineering. The Discrete Graphics SoC team is within CGAI, and we charter/responsible for improving the energy efficiency of our Xe GPUs.

You will be responsible for designing and/or integrating IP for a discrete graphics SoC. You will be working or assisting in architecture, design, implementation, formal verification, emulation and validation of discrete graphics SoC products, including: 

  • Creating a design to produce key assets that help improve product KPIs for discrete graphics products 

  • Working with SoC Architecture and platform architecture teams to establish silicon requirements 

  • Making appropriate design trade off balancing risk, area, power, performance, validation complexity and schedule 

  • Creating micro architectural specification document for the design. 

  • Working with external vendors on tools or IPs required for the development of micro-architecture, design and design qualification of custom silicon designs.  

  • Driving vendor's methodology to meet world class silicon design standards 

  • Architecting area and power efficient low latency designs with scalabilities and flexibilities 

  • Power and Area efficient RTL logic design and DV support 

  • Running tools to ensure lint-free and CDC/RDC clean design, VCLP 

  • Synthesis and timing constraints 

Behavioral traits that we are looking for:

  • Good communication and collaboration skills

  • Possess strong teamwork, problem-solving and influencing skills along with abilities to work with different geographical locations

  • Ability to work independently and proactively to lead technical activities

  • Ability to work well in a team and be productive under ambitious schedules 

  • Should be self-motivated and well organized 


Minimum Qualifications:

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Must have a Bachelor's Degree in Computer Engineering, Computer Science, Electrical Engineering or similar STEM degree with 5+ years of industry experience in three or more of the following:

  • Lint tools, CDC and RDC tools, timing constraints, fishtail. 

  • Experience with Verilog and system Verilog, synthesizeable RTL 

  • Power management with multiple power domains, UPF, Power state tables. 

  • High performance digital logic designs and integration SOC architecture, design flows and debug skills

  • Hands on experience with FPGA emulation, silicon bring-up, characterization and debug 

  • Working with multi-functional teams within Intel and external vendors across geographical boundaries to resolve architectural and implementation challenges with a focus on schedule 

  • Modern design techniques and energy-efficient/low power logic design and power analysis 

  • Power estimation (vector-less and vector-based), modeling, profiling, and post silicon power correlation 

  • Computer architecture experience

  • Bus fabric, including, but not limited to APB/AHB/AXI 

  • Use of connectivity tools. 

  • Key SoC design elements, arbiters, async FIFOs, DMAs, basic uControllers. 

  • Asynchronous clock crossing means and methodologies 

  • Bringing logic designs into high volume production 

  • SoC Power Management RTL design using Verilog/System Verilog

  • Design of Data path Power management flows Arbitration logic , Clock Domain Crossing and State Machines

  • Multiple tape-outs experience reaching production with first pass silicon 

  • Drive and improve digital design methodology to achieve high quality first silicon 

Preferred Qualifications that will make you stand out:

  • Master's Degree with 4+ years of experience, or a PhD Degree with 2+ years experience and degree in Computer Engineering, Computer Science, Electrical Engineering or similar STEM degree

  • Power intent UPF specifications knowledge

  • Expertise with understanding of the power Management, reset, clock, and power domain challenges for large SoCs Experience with Design of Data path Power management flows

  • Arbitration logic, Clock Domain Crossing and State Machines

  • Knowledge of digital design involving multiple clock domains and power management

  • Knowledge of low power design, tools, and methodologies

  • Power intent UPF specifications knowledge a plus

  • FE/RTL tools and design methodologies

Inside this Business Group

The Client Computing Group (CCG) is responsible for driving business strategy and product development for Intel's PC products and platforms, spanning form factors such as notebooks, desktops, 2 in 1s, all in ones. Working with our partners across the industry, we intend to deliver purposeful computing experiences that unlock people's potential - allowing each person use our products to focus, create and connect in ways that matter most to them. As the largest business unit at Intel, CCG is investing more heavily in the PC, ramping its capabilities even more aggressively, and designing the PC experience even more deliberately, including delivering a predictable cadence of leadership products. As a result, we are able to fuel innovation across Intel, providing an important source of IP and scale, as well as help the company deliver on its purpose of enriching the lives of every person on earth.

Other Locations

US, Santa Clara

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.


We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.

Annual Salary Range for jobs which could be performed in US, California: $123,419.00-$185,123.00
*Salary range dependent on a number of factors including location and experience

Working Model

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.
Maggie, Offensive Security Researcher

Maggie Offensive Security Researcher

“I’ve always wanted to do something that changes the world — at Intel, I feel appreciated, and I’ve gained more confidence in myself. It makes me feel like I’m capable of doing great things.”

  • GPU Linux Kernel Software Engineer Hyderabad, India View job
  • Sr. BlueYonder Order Promising System Analyst Multiple Locations View job
  • Graphics Hardware Engineer Bengaluru, India View job
View all jobs

You don't have Recently Viewed Jobs yet.

View all jobs

You don't have Saved Jobs yet.

View all jobs

Join Our Talent Community

Be the first to hear about what's happening at Intel! Sign up to receive the latest news and updates.

Sign up