GPU Projections Execution Lead

Folsom, California, United States| San Diego, California, United States| Santa Clara, California, United States Job ID JR0262666 Job Category Silicon Hardware Engineering Work Mode Hybrid Experience Level Experienced Full/Part Time Full Time

Apply

Job Description

Come join Intel's GPU IP Architecture team as an IP Projections Analyst. This position is for a technical leader responsible for both conducting IP Performance and Power Projections for individual Products and managing the wider process of how the team is executing to projections across all programs. This individual will work closely with Intel's architecture, hardware and software design, and post silicon teams to help ensure seamless communication and timely delivery of committed deliverables both for inputs and outputs from the projections tools. The successful candidate must be able to comprehend advanced GPU architectural concepts and be able to intelligently and succinctly summarize tradeoffs, value, and associated costs. Candidate will be responsible for the effective support performance and power estimation in pre-Si environments and will be expected to present status and risks to executives. Candidate will need to be able to effectively work closely with IP and SoC architects, Emulation Engineers, and Post Si Engineers, and operate in highly challenging and diverse circumstances. This requires the ability to effectively navigate through a variety of problem solving activities to address multiple challenges and projects at the same time.

Role and Responsibilities:

Manages the overall execution of IP Projections across the entire team and all projects
Personally develops performance and power estimations/analytical models for GPU products across all workload types, including 3D, HPC, AI, Creator, and Compute
Gathers key Perf at Power Projection ingredients from partner teams and runs tool flows to provide guidance and analysis that impacts both configuration building and feature research
Validates Perf at Power projections verse ground truth and prior generations of models
Presents explanations and analysis to key internal stakeholders to influence Technical Readiness directions

Qualifications

Minimum Qualifications:

Masters degree in Compute Science, Electrical Engineering, Compute Engineering, or related STEM degree and at least 10+ years industry experience or
PhD in Compute Science, Electrical Engineering, Compute Engineering, or related STEM degree and 8+ years industry experience

Experience should be in the following areas:

Knowledge of GPU and SoC HW Architectures
Hands on experience in IP Development for GPU Domains and their associated Power and Performance Characteristics and Bottlenecks
History in developing analytical models to predict the performance and power of upcoming architectures
Strong knowledge of the fundamentals of power consumption, timing analysis, and voltage/frequency scaling
Proven track record of project and program management and associated tools for managing deliverables across multiple stakeholders and teams
Ability to listen, integrate and distill complex information into simple terms
Ability to influence senior individual contributor architects and engineers

Preferred Qualifications:

Experience with workload performance or power consumption analysis of 3D Graphics, HPC, or AI workloads
HW modeling experience
Ability to comprehend advanced machine learning topics
GPU architecture experience
5+ years experience with GPU or ASIC design flows
Ability to accomplish SoC and system configuration tradeoff analysis when conducting architectural analysis on new features
Customer and executive communication skills
Performance bottleneck analysis in highly parallel architectures
Technology and process node market dynamics
Knowledge of GPU or SoC power management features
Scripting Skills, Perl/TCL/Python
Demonstration of Technical Excellence including Patents Awarded, Publications, Industry Conference talks, etc
Familiarity with performance/power projection methodology and tools
Familiarity with graphics APIs and compilers
Familiarity with shading languages and GPU assembler

Inside this Business Group

The Client Computing Group (CCG) is responsible for driving business strategy and product development for Intel's PC products and platforms, spanning form factors such as notebooks, desktops, 2 in 1s, all in ones. Working with our partners across the industry, we intend to deliver purposeful computing experiences that unlock people's potential - allowing each person use our products to focus, create and connect in ways that matter most to them. As the largest business unit at Intel, CCG is investing more heavily in the PC, ramping its capabilities even more aggressively, and designing the PC experience even more deliberately, including delivering a predictable cadence of leadership products. As a result, we are able to fuel innovation across Intel, providing an important source of IP and scale, as well as help the company deliver on its purpose of enriching the lives of every person on earth.

Other Locations

US, CA, San Diego; US, CA, Santa Clara

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.

Annual Salary Range for jobs which could be performed in US, California: $186,760.00-$299,166.00
*Salary range dependent on a number of factors including location and experience

Working Model

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.

Position of Trust
This role is a Position of Trust. Should you accept this position, you must consent to and pass an extended Background Investigation, which includes (subject to country law), extended education, SEC sanctions, and additional criminal and civil checks. For internals, this investigation may or may not be completed prior to starting the position. For additional questions, please contact your Recruiter.

Apply

Maggie Offensive Security Researcher

“I’ve always wanted to do something that changes the world — at Intel, I feel appreciated, and I’ve gained more confidence in myself. It makes me feel like I’m capable of doing great things.”

GPU Compiler Engineer Multiple Locations View job
Analog Layout Design Engineer Multiple Locations View job
Facilities Engineer - Instrumentations and Control - Kiryat Gat Kiryat Gat, Israel View job