Analog Layout Design Engineer

Haifa, Haifa District, Israel| Jerusalem, Jerusalem, Israel| Petah Tikva, Central District, Israel Job ID JR0262470 Job Category Silicon Hardware Engineering Work Mode Hybrid Experience Level Experienced Full/Part Time Full Time

Apply

Job Description

SIPGPDE (Server/IP Design Team) is looking for an Analog Layout Design Engineer to join our team, developing the industry's best high speed communication devices. Take part in our design innovation chips, enjoy working in a meaningful, growing and highly professional environment where you make a significant impact in a technology-focused company.

Your responsibilities will include, but not limited to:

Designing Layout of sensitive analog components such as receivers, transmitters, clocking, ADC/DAC, PLL, and LDO for High-Speed IO IPs using TSMCs & INTEL's current and next-generation process nodes.
Working with complex analog signal circuits for a given design specification following design verification tools for process design rules, electron migration, voltage drop (IR), ESD, and other reliability checks on the layouts.
A Layout Designer role: you need to align with Design constraints, Floorplan, Power grid, ESD, Bumps, reliability in order to meet performance, and all required verification, following a detailed block plan to align with project schedule.
Troubleshoots a wide variety of topics including difficult design issues.

Qualifications

B.Sc. in Electrical Engineering or Physics.
At least 5 years of experience in Analog Layout Design/Physical Design.
Expansive Layout knowledge and practical application of methodologies and physical design.
Excellent communication and expected to drive clarity across customers, stakeholders, partners, and managers.
Excellent teamwork and being flexible in assignments as per project needs.
Previous experience in high-speed SERDES/Ethernet - Advantage.

Inside this Business Group

IP Engineering Group's (IPG) vision Build IPs that power Intel's leadership products and power our customer's silicon. We want to attract & retain talent who get joy in building high quality IP and share our core belief that IP is fundamental to transforming Intel's silicon design process. IPG's guiding principles will be ensuring Quality (Zero Bugs), Customer Obsession (Delight our Customers) and structured Problem Solving. We are a fearless organization transforming IP development.

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.

Working Model

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.

Apply

Maggie Offensive Security Researcher

“I’ve always wanted to do something that changes the world — at Intel, I feel appreciated, and I’ve gained more confidence in myself. It makes me feel like I’m capable of doing great things.”

EDA Research & Development Engineer (Field Solvers) Multiple Locations View job
EDA Research & Development Engineer (RF/High Frequency/Interconnect Modeling) Multiple Locations View job
EDA Research and Development Engineer Multiple Locations View job