Physical Design Methodology Engineer
Job Description
Conceptualizes, documents, and designs tools, flows, and methods (TFM) for use in the physical design implementation of IPs, SoCs, and the interaction/handoff/reuse between IPs and SoCs. Establishes regression flows, drives improvement in RTL to GDS flows, and creates and implements methodologies for improving robustness, power, performance, area, and timing for optimizing physical design constraints. Develops new physical design techniques through innovative scripts, checkers, flows, and other CAD based automation to simplify and expedite the design process. Analyzes retrospective data on current generation quality and efficiency gaps to identify proper incremental, evolutionary, or transformative changes to the existing physical design-related TFM. Partners with physical design, circuits, CAD, RTL, tool/flow owners, and EDA vendor teams to continuously improve physical design methodologies and efficiencies.
Qualifications
Degree(BS/MS) in electronics engineering
Experience : 1.5 to 3.5 years
- Strong understanding in the RTL2GDSII flow or design implementation in leading process technologies like concepts related to synthesis, place and route, CTS, timing convergence, layout closure. Expertise on high frequency design methodologies.
- Good knowledge and experience in Block-level and Full-chip Floor-planning and Physical verification.
- Working experience with tools like ICC/ICC2,Fusion Compiler Primetime , Innovus etc. used in the RTL2GDSII implementation
- Strong knowledge and experience in standard place and route flows ICC2/FusionCompiler Synopsys flows preferred.
- Well versed with timing constraints, STA and timing closure.
- Good automation skills in PERL, TCL, tool specific scripting on one of the industry leading Place and Route too.
- Ability to multi-task and flexibility to work in global environment.
- Good communication skills and strong motivation for customer support. Strong analytical and Problem solving skills.
Inside this Business Group
Product Enablement Solutions Group (PESG) is one of the key pillars, enabling Intel product design teams get to market faster with winning leadership products.Posting Statement
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Benefits
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.It has come to our notice that some people have received fake job interview letters ostensibly issued by Intel, inviting them to attend interviews in Intel’s offices for various positions and further requiring them to deposit money to be eligible for the interviews. We wish to bring to your notice that these letters are not issued by Intel or any of its authorized representatives. Hiring at Intel is based purely on merit and Intel does not ask or require candidates to deposit any money. We would urge people interested in working for Intel, to apply directly at https://jobs.intel.com/ and not fall prey to unscrupulous elements.Working Model
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change...Maggie Offensive Security Researcher
“I’ve always wanted to do something that changes the world — at Intel, I feel appreciated, and I’ve gained more confidence in myself. It makes me feel like I’m capable of doing great things.”
- GPU Software Development Engineer Gdansk, Poland View job
- Graduate Talent (Software Engineer) Malaysia View job
- Core Verification Engineer Multiple Locations View job
You don't have Saved Jobs yet.
View all jobsJoin Our Talent Community
Be the first to hear about what's happening at Intel! Sign up to receive the latest news and updates.
-
Manufacturing at Intel
Our Manufacturing Technicians are critical to Intel and the future of technology. They are responsible for the setup, maintenance and performance of the complex machinery that build semiconductors—powering nearly everything in our daily lives. Whether you are right out of school, transitioning military, returning to the workforce or looking for a place that values your skills and expertise, we have a place for you at Intel.
-
Life at Intel
We've created an inclusive, supported environment...and we can't wait for you to be a part of it.
-
Learn More About the Semiconductor Industry
Semiconductors—otherwise known as microchips, microprocessors, or chips—are the brains behind some of the most innovative technology today and power so many of the things we use in our daily lives. There’s a big demand for them—and for the talented people who help bring this critical technology to life.
-
Intel to Receive Up to $8.5 Billion Through the CHIPS Act
Proposed funding, coupled with an investment tax credit and eligibility for CHIPS Act loans, would help Intel advance American semiconductor manufacturing and technology leadership in the AI era.
-
Intel Opens Fab 9 in New Mexico
Intel celebrated the opening of Fab 9, its cutting-edge factory in Rio Rancho, New Mexico. The milestone is part of Intel's previously announced $3.5 billion investment to equip its New Mexico operations for the manufacturing of advanced semiconductor packaging technologies.
-
The World’s First Systems Foundry
Intel launched Intel Foundry on February 21, 2024, as a more sustainable systems foundry business designed for the AI era. An expanded process roadmap was announced to establish leadership into the latter part of this decade.