Skip to main content
Search jobs

Applications Engineer (Custom Analog) - Design Enablement

Phoenix, Arizona, United States| Hillsboro, Oregon, United States| Austin, Texas, United States| Santa Clara, California, United States Job ID JR0262800 Job Category Software Engineering Work Mode Hybrid Experience Level Experienced Full/Part Time Full Time
Apply

Job Description


At Intel, Design Enablement (DE) is one of the key pillars enabling Intel to deliver winning products in the marketplace. You will directly drive and work with DE cross teams to ensure design-kit leadership for customer enablement on cutting edge technologies, work with customers to outline critical requirements, collaborate with Intel internal partners to define the scope, plan execution, innovate competitive solutions to meet customer needs. This support role will drive the solutions for analog layout using parameterized cells, analog collateral/tools/flows when customers use Intel PDK.

In this position you will also lead the collaboration and communication across TD/DE organizations to find the best path to resolve the issue, including owning/maintaining training documents, user guide, and customer ticket support. As a key member of the DEAS (Design Enablement Application and Support) team, you will leverage your communication skills to interact with customers directly, apply analytical problem-solving capability to identify the key requests, root-causing the issue, and do teamwork with DE stakeholders to support and enable customer success.


The position has the following focus areas:

- Custom layout/Custom flows domain to be able to understand and apply the technical concepts, systems, development methods, and drive solutions for the customer.
- Framing the project objectives, focuses, and navigates effort to solve problems, remove roadblocks, manages risks, schedules, drives recommendations to align senior management.
- Overseeing and identifying tasks, research, dependencies, and expectations to team members.

- Ensures that appropriate progress is in motion against schedule and takes remedial action as appropriate.
- Manages interdependencies and integration among multiple teams and stakeholders.

#Design Enablement


Qualifications


You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications:

Candidate must possess a BS degree with 3+ years of experience or MS degree with 2+ years of experience in Electrical Engineering, Computer Engineering, or related STEAM field.

3+ years of experience in two or more of the following:

  • Semiconductor device physics.

  • Circuit simulation and custom analog flows and methodologies.

  • Internal Intel or External Design Kit (PDK) Experience

  • Custom analog tool suite usage such as Cadence ADE or similar tool suite.

  • Basic scripting/automation experience.


Preferred Qualifications:

Developing parameterized cells and layout templates highly desired


1+ years of experience in two or more of the following:

  • Analog layout

  • Python or Perl for Automation Validation.

  • Foundry experience.

  • SKILL Language

  • External EDA vendor interaction.


Inside this Business Group


As the world's largest chip manufacturer, Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support.  Employees in the Technology Development and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore’s Law to bring smart, connected devices to every person on Earth.

Other Locations



US, OR, Hillsboro; US, TX, Austin; US, CA, Santa Clara


Posting Statement


All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Benefits


We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.



Annual Salary Range for jobs which could be performed in US, California: $106,231.00-$159,109.00
*Salary range dependent on a number of factors including location and experience


Working Model


This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.
Apply
Maggie, Offensive Security Researcher

Maggie Offensive Security Researcher

“I’ve always wanted to do something that changes the world — at Intel, I feel appreciated, and I’ve gained more confidence in myself. It makes me feel like I’m capable of doing great things.”

  • Command Center Operator Student - Kiryat Gat Kiryat Gat, Israel View job
  • Lab Engineering Technician Folsom, California View job
  • CPU-SoC Silicon Design Graduate Trainee Multiple Locations View job
View all jobs

You don't have Recently Viewed Jobs yet.

View all jobs

You don't have Saved Jobs yet.

View all jobs

Join Our Talent Community

Be the first to hear about what's happening at Intel! Sign up to receive the latest news and updates.

Sign up