Skip to main content
Search jobs

Circuit Edit Technology Development Engineer

Hillsboro, Oregon, United States| Santa Clara, California, United States Job ID JR0262630 Job Category Silicon Hardware Engineering Work Mode On-site Required Experience Level Experienced Full/Part Time Full Time
Apply

Job Description


Do Something Wonderful!

Intel put the Silicon in Silicon Valley. No one else is this obsessed with engineering a brighter future. Every day, we create world changing technology that enriches the lives of every person on earth. So, if you have a big idea, let’s do something wonderful together. Join us, because at Intel, we are building a better tomorrow. Want to learn more? Visit our YouTube Channel or the links below!

·      Life at Intel

·      Diversity at Intel

Intel is shaping the future of technology to help create a better future for the entire world. Our work in pushing forward fields like AI, analytics, and cloud-to-edge technology is at the heart of countless innovations. With a career at Intel, you'll have the opportunity to use technology to power major breakthroughs and create enhancements that improve our everyday quality of life. Join us and help make the future more wonderful for everyone.

Role and Responsibilities

The Circuit Edit TD Engineering position is an exciting opportunity to be part of the Post Silicon Debug organization at Intel. In this position, working with your peers and other stakeholders, you will be responsible for providing critical engineering support to Intel's Silicon products manufactured on advanced technologies using state of the art FIB, DIB, and other diagnostic tools to develop and improve new circuit editing processes for next-generation nodes. You will also be responsible to enable device characterization, root-causing of issues, and design fixes in Silicon products.

Responsibilities of the role include, although not limited to:

  • Developing workflows to enable advanced circuit edit on next generation process nodes
  • Writing design of experiments and other proposals for development projects related to Circuit Edit debug and innovations
  • Writing and maintaining process documents, as well as training users at various levels.
  • Crafting implementation plans for incoming Circuit Edit requests performing front-side and back-side FIB Circuit Edits.
  • Interfacing with peers and customers during daily operations at various levels.


Qualifications


Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications:
The candidate must have a Bachelor's degree in Electrical/Computer Engineering, Computer Science or a related field with 3+ years' experience OR Master's degree in Electrical/Computer Engineering, Computer Science or a related field with 2+ years' of experience AND

The candidate must have experience in 3 or more of the following areas:

  • Device physics and integrated circuit knowledge
  • Familiarity with Fab process flows
  • Silicon or package physical failure analysis
  • Circuit Edit applications development or related fields
  • General knowledge of electronics, Unix, PC Skills and Microsoft Office.

Preferred Qualifications:

  • Vacuum technology
  • Controlled design of experiments
  • Process change control


Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.


Inside this Business Group


Manufacturing and Product Engineering (MPE) is responsible for test development across product segments, supporting 95% of Intel's revenue. We deliver comprehensive pre-production test suites and component/physical debug capabilities to enable high quality, high volume manufacturing.

Other Locations



US, Santa Clara


Posting Statement


All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Benefits


We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.



Annual Salary Range for jobs which could be performed in US, California: $92,847.00-$148,355.00
*Salary range dependent on a number of factors including location and experience


Working Model


This role will require an on-site presence.
Apply
Maggie, Offensive Security Researcher

Maggie Offensive Security Researcher

“I’ve always wanted to do something that changes the world — at Intel, I feel appreciated, and I’ve gained more confidence in myself. It makes me feel like I’m capable of doing great things.”

  • Analog Layout Design Engineer Multiple Locations View job
  • Liquid Industrial Waste Systems Technician - Kiryat Gat Kiryat Gat, Israel View job
  • Senior Software Engineer for the Intel AI Solutions Group Petah Tikva, Israel View job
View all jobs

You don't have Recently Viewed Jobs yet.

View all jobs

You don't have Saved Jobs yet.

View all jobs

Join Our Talent Community

Be the first to hear about what's happening at Intel! Sign up to receive the latest news and updates.

Sign up