Analog Layout Design Engineer

Bengaluru, Karnataka, India Job ID JR0257713 Job Category Silicon Hardware Engineering Work Mode Hybrid Experience Level Experienced Full/Part Time Full Time

Apply

Job Description

You will be designing the layout of sensitive analog components, although not limited to, such as receivers, transmitters, clocking, ADC/DAC PLL and LDO circuitry for High Speed IO's, Ethernet and Foundational IP's in Intel's current and next-generation process nodes. Responsibilities of the role include, although not limited to: � Designs complex layouts of analog signal circuits for a given design specification and runs complete set of design verification tools for process design rules, electron migration, voltage drop (IR), ESD, and other reliability checks on the layouts. � Designs and analyzes floorplans, power grid, ESD, bumps, and performs all required verification on the analog blocks. � Performs the floor-planning and detailed signal planning of complex analog circuits to meet performance and electrical requirements (shielding, matching) for critical signals to optimize for area, power, RV, and performance. � Develops and drives new and innovative analog layout methodologies to improve layout productivity and quality. � Collaborates with analog circuit design, SD, SIPD, process technology, and package design teams to meet design specifications, plan work, and negotiate layout tradeoffs as needed. � Troubleshoots a wide variety of issues up to and including design and tool/flow/methodology used in analog layout design. � Excellent communication and expected to drive clarity across customers, stakeholders, partners, managers by clearly and concisely summarizing problems, status, data, and proposals both orally and in writing. � Excellent teamwork and being flexible in assignment as per project needs.

Qualifications

Minimum Qualifications: M.Tech in Electronics/Electrical/VLSI Design Engineering with 8+ years or B.Tech Electronics/Electrical/VLSI Design Engineering with 9+ years of relevant experience in Analog and SERDES IO IP design e.g. GPIOs, Thermal Sensor, PLL, ADC/DAC/ Voltage regulators/LDOs, AIB, HBMIO, DDR, HDMI/DP IO, MIPI IO etc. Preferred Qualifications: Analog Device and Metal Layout Fundamentals Analog/Mixed Signal Fundamentals Reliability Verification. Cadence Virtuoso Layout Suite Full Chip Top Metal/Analog Routing Design IP Design Planning.

Inside this Business Group

Intel Foundry is a systems foundry dedicated to transforming the global semiconductor industry by delivering cutting-edge silicon process and packaging technology leadership for the AI era. With a focus on scalability, AI advancement, and shaping the future, we provide an unparalleled blend of an industry-leading technology, a rich IP portfolio, a world-class design ecosystem, and an operationally resilient global manufacturing supply chain. As stewards of Moore's Law, we persistently innovate and foster collaboration within an extensive partner ecosystem to advance technologies and enable our customers to design leadership products. Our strategic investments in geographically diverse manufacturing capacities bolster the resilience of the semiconductor supply chain, particularly for advanced products. Leveraging our technological prowess, expansive manufacturing scale, and a more sustainable supply chain, Intel Foundry empowers the world to deliver essential computing, server, mobile, networking, and automotive systems for the AI era. This position is part of Foundry Services within Intel Foundry. Foundry Services is a customer-oriented service organization. This business unit is completely dedicated to the success of its customers with full P&L responsibilities. This model will ensure that our foundry customers' products will receive our utmost focus in terms of service, technology enablement and capacity commitments.

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.

It has come to our notice that some people have received fake job interview letters ostensibly issued by Intel, inviting them to attend interviews in Intel’s offices for various positions and further requiring them to deposit money to be eligible for the interviews. We wish to bring to your notice that these letters are not issued by Intel or any of its authorized representatives. Hiring at Intel is based purely on merit and Intel does not ask or require candidates to deposit any money. We would urge people interested in working for Intel, to apply directly at https://jobs.intel.com/ and not fall prey to unscrupulous elements.

Working Model

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.

Apply

Maggie Offensive Security Researcher

“I’ve always wanted to do something that changes the world — at Intel, I feel appreciated, and I’ve gained more confidence in myself. It makes me feel like I’m capable of doing great things.”

Machine Learning Engineer- Graduate Intern Multiple Locations View job
Shared Service Center Materials Manager San José, Costa Rica View job
NM Marketing and Communications Program Manager - Contract Albuquerque, New Mexico View job