Skip to main content

GPU Platform Hardware Engineer

Folsom, Kalifornien, USA| Santa Clara, Kalifornien, USA Anzeigen-ID JR0261430 Stellenkategorie Platform Hardware and Systems Engineering Arbeitsmodus Hybrid Erfahrungsstufe Experienced Arbeitszeitmodell Vollzeit

Job Description

Do Something Wonderful!

Intel put the Silicon in Silicon Valley. No one else is this obsessed with engineering a brighter future. Every day, we create world changing technology that enriches the lives of every person on earth. So, if you have a big idea, let’s do something wonderful together. Join us, because at Intel, we are building a better tomorrow.

Who We Are

The GPU HW IP team (GHI) is responsible for delivering industry-leading GPU (3D, Media, Compute, and Display) hardware intellectual property (IP) blocks and system-on-a-chip (SoC) products for discrete graphics and throughput computing. We strive to lead the industry through continuous innovation and world-class engineering. We work closely with partners across Intel and do not let any organizational boundary get in the way of solving problems. We are looking for a GPU Hardware Engineer to join our team.

Who You Are

In this position your role will fall under one of two groups of responsibilities/functions:

1. System Integration Function:

  • Working with other specialists that are members of the IP Design, IP Design Verification, System Verification, DFT, STA, and Physical Design teams to implement designs/flows for sophisticated GPU IP.

  • As a GPU IP Integration Engineer, you will have responsibilities to integrate various 3D/Compute, Clocks and Reset, Memory Fabric, DFX and Power management building blocks to construct the GPU IPs and ensure the design meets Functional, DFX, CDC, Timing and Power requirements.

  • Partitioning, feed through and repeater planning and implementation to meet stringent timing requirements for a given floorplan.

  • Creation of timing/synthesis constraints (SDC) and their verification.

  • Running quality checks on RTL such as LINT, DFT, connectivity and structural checks to ensure smooth physical implementation.

  • Running CDC and RDC tools on the design and analyzing issues to fix them.

  • Running Equivalence checking to compare different RTL models.

  • Capturing the power intent of the IP in UPF format and verification of its implementation.

  • Working with CAD and backend Flow teams to define and improve front-end design methodologies.

2. GPU Verification Function:

  • Integration of IP subsystems to build complete GPU/Compute pipeline.

  • Construction of multiple SKUs of GPU sub-system by integration of 3D/Compute pipeline, memory fabric, clock, rest and power management logic through automated flows and upgrading the flows continuously to ensure high efficiency, scalability and performance.

  • Architecting and building Sub-system/System level scalable Testbench environments in SystemVerilog

  • Building testbench and associated verification components, scalable transactors for the GPU pipeline. Building industry protocol (such as CXL) transactors for simulation/emulation

  • Functional bring-up and debug of GPU/Compute pipeline.

  • Debug of complex power management schemes, Boot flows, 3D/Compute pipelines and high speed and coherent Memory fabric

  • Building tools, flows and methodologies to support verification.

  • Deliver GPU IP to internal customers hardware (functional, performance, power), software, and SoC teams and facilitate the integration of the IP in the customers environment/flows.

  • Maintain and build capabilities to manage continuous integration capabilities for Graphics IPs

Behavior skills we are looking for:

The ideal candidate will have the following skills in addition to the qualifications listed.

  • Thoughtful and perceptive analytical skills

  • A genuine curiosity for understanding the system.

  • Be dedicated and committed to creative problem solving and getting things done.

  • Work well in a team environment.

  • Strong verbal and written communication skill


You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications:
Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or any STEM related degree with 2+ years’ experience. Or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or any STEM related degree with 1+ years’ experience in all of the following:

  • Logic Design and Architecture

  • System Verilog

  • Scripting (Python, TCL, PERL, BASH)

  • Revision control (git or perforce)

Preferred Qualifications:

  • Experience designing/integrating/verifying GPU sub-systems.

  • Experience designing/integrating/verifying high speed interconnects, power management schemes, high performance sub-systems.

  • Experience in using industry standard tools (simulators, (VCS/Xcelium) and waveform debug tools (Verdi/DVE), implementation: Design Compiler, Primetime, Spyglass).

Inside this Business Group

The Client Computing Group (CCG) is responsible for driving business strategy and product development for Intel's PC products and platforms, spanning form factors such as notebooks, desktops, 2 in 1s, all in ones. Working with our partners across the industry, we intend to deliver purposeful computing experiences that unlock people's potential - allowing each person use our products to focus, create and connect in ways that matter most to them. As the largest business unit at Intel, CCG is investing more heavily in the PC, ramping its capabilities even more aggressively, and designing the PC experience even more deliberately, including delivering a predictable cadence of leadership products. As a result, we are able to fuel innovation across Intel, providing an important source of IP and scale, as well as help the company deliver on its purpose of enriching the lives of every person on earth.

Other Locations

US, Santa Clara

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.


We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.

Annual Salary Range for jobs which could be performed in US, California: $106,231.00-$159,109.00
*Salary range dependent on a number of factors including location and experience

Working Model

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.
Maggie, Offensive Security Researcher

Maggie Offensive Security Researcher

Ich wollte schon immer etwas tun, das die Welt verändert – bei Intel fühle ich mich geschätzt und ich habe mehr Selbstvertrauen gewonnen. Die Arbeit gibt mir das Gefühl, dass ich in der Lage bin, Großes zu leisten.
  • BEOL (Back-End-Of-Line) Integration Principal Engineer Hsinchu, Taiwan Jetzt bewerben
  • FSM Global Yield - Device Integration Engineer Hsinchu, Taiwan Jetzt bewerben
  • Talent Development for Semiconductors (Silicon Design) Guadalajara, Mexiko Jetzt bewerben
Alle Stellenangebote Ansehen

Sie haben noch keine kürzlich angesehenen Jobs.

Alle Stellenangebote Ansehen

Sie haben noch keine gespeicherten Jobs.

Alle Stellenangebote Ansehen

Werden Sie Mitglied unserer Talent Community

Erfahren Sie immer direkt, was bei Intel passiert! Melden Sie sich an, um die neuesten Nachrichten und Updates zu erhalten.