Skip to main content
搜尋工作

Lead ATE Test Engineer

班加羅爾, 卡纳塔克邦, 印度 職位 ID JR0269364 職位類別 Silicon Hardware Engineering 工作模式 On-site Required 經驗級別 Experienced 工时类型 全職
申請

Job Description


  • Drives and develops testability and manufacturability of integrated circuits from the component feasibility stage through production ramp.
  • Contributes to design, development, and validation of testability circuits, test flows, and methodologies for new products through evaluation, development, and debug of complex test methods. Interfaces with process development, fab, factory, assembly, quality and reliability, and manufacturing groups to enable post silicon HVM ramp.
  • Evaluates new designs on automatic test equipment (ATE) and works with the design, DFx, and product development teams to debug functionality and performance issues to root cause.
  • Performs ATE device characterization, utilizes that data to define datasheet specifications and performs yield analysis.
  • Collaborates with designers to drive design for test/debug/manufacturing (DFT/DFD/DFM) features enabling efficient production testing of new products.
  • Develops and debugs complex software programs to convert design validation vectors and drive complex test equipment.
  • Creates and tests validation and production test hardware solutions. Tests, validates, modifies, and redesigns circuits to guarantee component margin to specification.
  • Analyzes and evaluates component specification versus performance to ensure optimal match of component requirements with production equipment capability with specific emphasis on yield analysis and bin split capability.
  • Ensures manufacturability over process and product design through thorough analysis of process and spec corners and works with design to resolve yield issues before manufacturing ramp.
  • Drives test time reduction through analysis of fallout data versus test time for various IPs to balance and drive overall product cost optimizations. Analyzes early customer returns with emphasis on driving test hole closure activities. Creates and applies concepts for optimizing component production relative to both quality and cost constraints
  • . Leads and drives manufacturing readiness from fab, assembly, and test factory to support engineering sample and customer sample generation (ES milestones), wafer start planning, product qual execution strategy and capacity analysis, and assembly and test site certification activities. Works with fab, assembly, and test factory partners and planners to support production ramp.
  • May also manage execution of new product introductions in the fab, fab process targeting, product/process optimizations, and participate in factory task forces to bring product perspective and respond to product issues. Optimizes product supply through data analysis of post silicon bin split, die level cherry pick (DLCP), and optimize sort/test content and yield downstream through data analysis.

Qualifications


  • Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
  • Minimum Qualifications: B. Tech. / B.E. Electronics/Electrical Engineering 6-15 Years of experience Preferred Qualifications: M. Tech. Electronics/Electrical/Computer Science.
  • 6-14 Years of experience Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.

Inside this Business Group


Manufacturing and Product Engineering (MPE) is responsible for test development across product segments, supporting 95% of Intel's revenue. We deliver comprehensive pre-production test suites and component/physical debug capabilities to enable high quality, high volume manufacturing.


Posting Statement


All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Benefits


We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.


It has come to our notice that some people have received fake job interview letters ostensibly issued by Intel, inviting them to attend interviews in Intel’s offices for various positions and further requiring them to deposit money to be eligible for the interviews. We wish to bring to your notice that these letters are not issued by Intel or any of its authorized representatives. Hiring at Intel is based purely on merit and Intel does not ask or require candidates to deposit any money. We would urge people interested in working for Intel, to apply directly at https://jobs.intel.com/ and not fall prey to unscrupulous elements.

Working Model


This role will require an on-site presence.* Job posting details (such as work model, location or time type) are subject to change.
申請
Maggie, Offensive Security Researcher

Maggie 前沿安全研究員

“我一直夢想改變世界。在英特爾,我能發揮長,並且更有自信。因此,我放眼完成壯舉。”

  • Senior Microarchitect - Memory Coherency Fabric Systems 多個地點 瀏覽工作
  • Senior Validation Engineer - Memory Coherency Fabric Systems 多個地點 瀏覽工作
  • Senior Micro-Architect - Link and Network Layer 多個地點 瀏覽工作
瀏覽所有工作

您還沒有最近瀏覽的工作。

瀏覽所有工作

您還沒有保存的工作。

瀏覽所有工作

加入人才社區

隨時留意英特爾的最新動態!註冊訂閱我們的最新消息和更新。

註冊