Apply Now    
Job ID: JR0054294
Job Category: Engineering
Primary Location: Hudson, MA US
Other Locations:
Job Type: Experienced Hire

IP RTL Logic Design Engineer

Job Description

This is an excellent opportunity for a creative and motivated engineer to be part of Scalable Performance CPU Development Group SDG team doing exciting work in the development of next generation server Xeon microprocessors.

This role offers a platform for the engineer to take his/her logic design skills to a whole new level.

You will be responsible for the following:

  • Define microarchitecture and write IP specifications
  • Implement design in RTL
  • Collaborate with pre-silicon validation team to develop functional test plans
  • Collaborate with post-silicon to resolve silicon level sightings
  • Collaborate with physical design team on floor planning and timing closure


Minimum Qualifications:

  • BS or MS degree in Electrical or Computer Engineering or related fields
  • 3-8 years of overall experience performing RTL logic design using System Verilog
  • Experience in the last 3 years with RTL development, design partitioning, micro-architecture trade-offs , and high speed digital logic design including timing closure
  • Experience in the last 3 years working with validation engineers to develop functional validation and coverage test plans
  • Strong problem solving and debugging skills and ability to work closely with various chip design disciplines and cross site teams
  • Proven verbal and written communication skills
  • Motivated, self-directed, and able to work effectively both independently and in a team environment

Preferred Qualifications:

  • Experience in Design for Test DFT and Design for Debug DFD in a large chip development environment
  • Ability to debug errors in various cad tools Synopsys SOC IP integration tools coreBuilder, coreAssembler, vcs, etc.
  • Experience with multi-power domains and multi-clock designs
  • Experience with large scale server designs
  • Good level of understanding of the power Management, reset, clock, and power domain challenges for large SoCs
  • Experience dealing with Inter IP floor planning and timing, ability to work closely with Physical designers

Inside this Business Group

The Platform Engineering Group (PEG) is responsible for the design, development, and production of system-on-a-chip (SoC) products that go into Intel’s next generation client and mobile platforms. PEG strives to lead the industry moving forward through product innovation and world class engineering.

Posting Statement. Intel prohibits discrimination based on race, color, religion, gender, national origin, age, disability, veteran status, marital status, pregnancy, gender expression or identity, sexual orientation or any other legally protected status.
Apply Now    

What would you like to do now?

Connect with Us

Get Job Alerts

Get started
Student Center

Find out more about working at Intel

Learn more

Jobs@Intel Blog

Learn more

Grow your network of opportunities