In this job the Candidate shall be responsible for EITHER of the description below : You will be responsible for Back-End implementation of complex blocks with couple of million instances. Including Logic synthesis, FEV, Block level floor-planning, multi-power domain complexities, Place & Route, Complex CTS Strategies, Timing Closure, LP Fixes, DRC,LVS and ERC cleanup. You will be responsible for STA and timing closure activities of Intel SoCs/Partitions. Your tasks may include but not limited to Understanding of Design, Architecture and Clocking, Interaction with FE/DFT/Verification teams, Writing constraints, understanding synchronous & asynchronous paths, Clock domain crossing issues, Timing closure, Generating timing ECOs Timing signoff & Debugging/troubleshooting of timing issues in a design. You will be responsible for Physical Sign-Off Verification Team and resolve problems related to DRC, LVS, ERC, FC Integration and TapeOut. You would be needed to manage Physical Sign-Off of partitions as well as SoC. You would be contributing in any activities related to methodology development in Physical Verification Domain. You will be part of LEC/LP Sign-Off Team. You would be reponsible for debugging complex issues related to LEC and Low Power both at partition level and SoC. You would be interacting with Hard-Macro teams as well as methodology teams to define LEC/LP constraints. Additional experience in Low Power Logical Equivalence is added advantage. You shall be responsible for part of the Power Delivery team where you shall be defining the Power Grid for a complex SoC. You shall be responsible to Sign-Off the SoC for IR Checks Vectored or Vectorless which includes Static, Dynamic, Ramp-up Analysis. You would be needed to manage both partition level as well at SoC Level. You will be part of Power Estimation team where besides estimation you shall be needed to drive state-of-art Power Optimisation methodologies to reduce overall dynamic/leakage power for SoC. Interactions with Power Architecture teams, understanding of power Architecture and devising new strategies shall be needed in addition to contribution to estimating power at SoC Level. Additional skills include: - Hands-On experience with domain relevant industry standard tools like ICC, Primetime, Redhawk, ICV, Calibre, Conformal, Spyglass-LP, Power Artist Etc.- Good understanding and exposure of overall SoC Cycle. - Good scripting skills in TCL/Perl/Shell to automate tool/flow methodologies.- You must also possess strong initiative, analytical/problem solving skills, team working skills, ability to multitask and be able to work within a diverse team environment.- You shall be self-motivated with the initiative to seek constant improvements and driving new methodologies in the domain expertise.
Qualifications & experience You must possess a Bachelor of Engineering degree or Master of Engineering in Electrical and/or Electronics Engineering with 10+ Years of relevant experience with the skills in all/either Physical Implementation, Timing Closure, LEC, PDN or Physical Verification .Inside this Business Group
The Platform Engineering Group (PEG) is responsible for the design, development, and production of system-on-a-chip (SoC) products that go into Intel’s next generation client and mobile platforms. PEG strives to lead the industry moving forward through product innovation and world class engineering.