Skip to main content
搜尋工作

Pre-Si Validation Engineer

Pulau Pinang, 马来西亚| Kulim, 吉打, 马来西亚 職位 ID JR0257201 職位類別 Silicon Hardware Engineering 工作模式 Hybrid 經驗級別 Experienced 工时类型 全職
申請

Job Description


CEG HIP MYS is seeking experienced IP RTL validation engineers to join our talented and vibrant team. You will be directly involved in delivering next-generation LPDDR5/DDR5 PHY RTL verification for SOC application on Intel leading process node.

Key Responsibilities include but not limited to:

  • Owning RTL Validation for Functional and/or DFx

  • Creating OVM/UVM based TB as a platform for RTL validation.

  • Developing BFM to interface with the IP with the capability of monitoring transaction and checking protocol.

  • Defining verification strategies, methodology and writing detail test plan for each feature owned to ensure effective RTL validation.

  • Coordinate cross functional efforts with Design and Architecture teams to achieve full coverage verification plan.

  • Developing testcases, assertions and functional coverage using System Verilog based on the test plan.

  • Setting up and running GLS to verify the async and multi-cycle paths.

  • Debugging any test failures in RTL and GLS, finding and implementing corrective measures for the failing tests

  • Analyzing functional coverage, code coverage and LPC to identify and close all gap to achieve full coverage.

  • Developing automated tools or scripts for the pre-silicon validation environment to improve efficiency.

  • Collaborating with SS/SOC on IP integration and resolving all integration issues.


Qualifications


  • Experienced in IP validation through multiple full project cycles to gather in-depth experience in validation skillsets and design knowledge.

  • Fluent in System Verilog, OVM/UVM and verification methodologies

  • Experience/knowledge in DDR/LPDDR protocol is strong advantage

  • Experience in using standard industry verification tools such VCS, DVE, Verdi, etc.

  • Good understanding of RTL, UPF, logic design knowledge and DFx

  • Tcl/Tk/Perl/Python to automate verification flow and improve efficiency

  • Familiar with UNIX, and well-versed in Shell and C Programming

  • Strong in problem solving, debugging various simulation failures, formal verification etc.

  • Strong written and oral communication skill. Able to communicate well with counterparts and key stakeholders including cross-site partners


Other Locations



MY, Kulim


Posting Statement


All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Benefits


We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.


Working Model


This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.
申請
Maggie, Offensive Security Researcher

Maggie 前沿安全研究員

“我一直夢想改變世界。在英特爾,我能發揮長,並且更有自信。因此,我放眼完成壯舉。”

  • Custom Design Reference Flow Engineer 班加羅爾, 印度 瀏覽工作
  • GPU Logic Design Engineer 班加羅爾, 印度 瀏覽工作
  • Ethernet Platform Application Engineer (ICE) 格但斯克, 波蘭 瀏覽工作
瀏覽所有工作

您還沒有最近瀏覽的工作。

瀏覽所有工作

您還沒有保存的工作。

瀏覽所有工作

加入人才社區

隨時留意英特爾的最新動態!註冊訂閱我們的最新消息和更新。

註冊