Skip to main content
搜尋工作

EDA Design Flow Development Engineer

Pulau Pinang, 马来西亚 職位 ID JR0262003 職位類別 Silicon Hardware Engineering 工作模式 Hybrid 經驗級別 Experienced
申請

Job Description


About the Technology Development and Design Enablement Groups:

Technology Development (TD) is the heart and soul of Moore's Law at Intel, enabling Intel to create world-changing technology that enriches the lives of every person on earth. TD drives breakthrough research and develops next generation process and packaging technologies, while also running high volume manufacturing operations in its state-of-the-art facilities in Oregon and Arizona. The Design Enablement (DE) team in TD works closely with the technology team to maximize the value proposition of the technology for our customers thru Design Technology Co-Optimization (DTCO), delivers the Process Design Kits (PDKs) and foundational IPs (FIPs), and carries out technology lead vehicle execution for Si validation. Enablement and optimization of EDA reference flow and design flow on Intel technology play a crucial role in accomplishing DE's charter.

About the Role:

  • Responsible to develop, maintain and support EDA design flow for all DTCO activities, technology lead vehicle design, IP design, and product design in TD. The design flow will be built on top of a reference flow enabled on Intel technology and released from external EDA vendors. The design flow covers all aspects of front-end and back-end design from RTL to GDS, digital and analog, design creation, verification, and signoff.

  • Develops new physical design techniques through innovative scripts, checkers, flows, and other CAD based automation to simplify and expedite the design process.

  • Analyzes retrospective data on current generation quality and efficiency gaps to identify proper incremental, evolutionary, or transformative changes to the existing physical design related TFM.

#DesignEnablement


Qualifications


You must possess the below requirements to be initially considered for this position. Preferred qualifications are in addition to the requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications

  • Bachelor's Degree (Master's Degree preferred) in Electrical Engineering, Computer Engineering, Computer Science, or other related field of study

  • 4+ years of relevant experience in silicon design and/or Tool Flow Methodology (TFM) development


Experience in the following areas:

  • Use of industry implementation and signoff CAD tools

  • Strong in programming

  • Able to provide technical guidance and support to team members.

  • Expert and experience in EDA tool/flow development, SoC design methodology, analog and mixed signal design methodology and execution.

  • Business influencing skills with our external EDA partners to drive optimization of EDA flow on Intel technology.


#designenablement


Inside this Business Group


As the world's largest chip manufacturer, Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support.  Employees in the Technology Development and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore’s Law to bring smart, connected devices to every person on Earth.


Posting Statement


All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Benefits


We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.


Working Model


This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.
申請
Maggie, Offensive Security Researcher

Maggie 前沿安全研究員

“我一直夢想改變世界。在英特爾,我能發揮長,並且更有自信。因此,我放眼完成壯舉。”

  • IFS, Design For Test (DFT) Engineer 希尔斯伯勒, 俄勒冈州 瀏覽工作
  • SoC Logic Design Engineer 多個地點 瀏覽工作
  • Product Security Response Engineer 聖荷西, 哥斯达黎加 瀏覽工作
瀏覽所有工作

您還沒有最近瀏覽的工作。

瀏覽所有工作

您還沒有保存的工作。

瀏覽所有工作

加入人才社區

隨時留意英特爾的最新動態!註冊訂閱我們的最新消息和更新。

註冊