Skip to main content
搜尋工作

Yield Analysis Engineer

新竹, 台灣, 台灣 職位 ID JR0256197 職位類別 Manufacturing and Process Development 經驗級別 Experienced 工时类型 全職
申請

Job Description


Fab Sort Manufacturing (FSM) is responsible for the production of all Intel silicon using some of the world's most advanced manufacturing processes in fabs in Arizona, Ireland, Israel, Oregon and 2 new greenfield sites in Ohio and Germany. As part of Intel's IDM2.0 strategy, FSM is rapidly expanding its operation to deliver output for both internal and foundry customers with state-of-the-art technologies arriving in high-volume manufacturing at a 2-year cadence going forward. Intel recently created HVM Global Yield organization in FSM to strengthen its yield operation and enable fast-paced yield ramp-up in early HVM phases for each technology in collaboration with Technology Development team and FSM fab managers.

This job requisition is to seek Yield Analysis engineering roles in FSM HVM Global Yield organization, reporting to YA team manager. Selected candidates will work with other members in Global Yield org including Process Integration, Device and Defect engineering teams, fab module/yield teams and TD team members to achieve yield ramp-up and process optimization in early production stage, supporting internal and external customers.

Yield Analysis Engineers' responsibilities include (but are not limited to):

·Own engineering projects involving large-scale data analysis and machine learning to support HVM yield roadmap, device targeting and attaining performance targets.

·Work with Program Managers, Process Integration, Device and Defect Reduction team members to identify root cause of systematic yield/performance issues and propose mitigation plan in defined timeline to meet committed production yield/performance targets and to support fast paced yield ramp-up in high-volume manufacturing phases.

·Work with Yield Modeling team to develop new yield analysis methods and algorithms to deliver world class yield analytics.

·Formulate yield problems mathematically, identify solutions, and remove technical barriers to achieve successful solutions.

·Provide yield analysis for various engineering projects to improve quality, performance and to reduce wafer cost.

·Engineering support for technical interactions with internal and external customers.

·Work with data scienceteam to establish long-term yield prediction modeling

·Yield debugging at the product develop stage ( NPI yield analysis support )

Candidate should have the following behavioral skills:

·Problem-solving technique with strong self-initiative and self-learning capabilities.

·Ability to work with multi-functional, multi-cultural teams.

·Must demonstrate solid communication skills.


Qualifications


Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications:

  • Bachelor's degree in science and engineering major.
  • 10+ years' experience in advanced node semiconductor industry in in yield analysis and data science. Level of experience will be considered in determining applicants job grade.
  • 5+ years' Experience in python and other program languages to develop a new analysis method and algorithms using large amount of fab data.
  • 5+ years' experience in big data analysis and machine learning.
  • 5+ years' experience in advanced node semiconductor high-volume manufacturing.
  • 10+ years' experience with Device Physics and overall FinFET process flow.
  • 10+ years’  experience in yield analysis for foundry customers

Preferred Qualifications

  • Advanced degree (Master's or Ph.D.) in science and engineering major.
  • Work experience in TFT environment.
  • Experience in serving external Foundry customers through technical interactions
  • Demonstrated interpersonal skills including influencing, engaging, and motivating.
  • Understanding on GAA (Gate-All-Around) technology architecture.
  • Yield debugging experience in GAA device
  • Experience in new semiconductor technology development.
  • Basic understanding on module processes including lithography, dry etch, wet etch, CMP, diffusion, implant, thin films and metrology.



Posting Statement


All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Benefits


We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.


Position of Trust
This role is a Position of Trust. Should you accept this position, you must consent to and pass an extended Background Investigation, which includes (subject to country law), extended education, SEC sanctions, and additional criminal and civil checks. For internals, this investigation may or may not be completed prior to starting the position. For additional questions, please contact your Recruiter.
申請
Maggie, Offensive Security Researcher

Maggie 前沿安全研究員

“我一直夢想改變世界。在英特爾,我能發揮長,並且更有自信。因此,我放眼完成壯舉。”

  • Circuit Edit Technology Development Engineer 多個地點 瀏覽工作
  • IP Logic Design Engineer 希尔斯伯勒, 俄勒冈州 瀏覽工作
  • New Mexico DMO Foundry Development Device Engineering Manager 阿布奎基, 新墨西哥州 瀏覽工作
瀏覽所有工作

您還沒有最近瀏覽的工作。

瀏覽所有工作

您還沒有保存的工作。

瀏覽所有工作

加入人才社區

隨時留意英特爾的最新動態!註冊訂閱我們的最新消息和更新。

註冊