Skip to main content
搜尋工作

Design Rule Development and QA Engineer

新竹, 台灣, 台灣 職位 ID JR0261391 職位類別 Software Engineering 工作模式 Hybrid 經驗級別 Experienced
申請

Job Description


Designs, develops, tests, and debugs software tools, flows, and methodologies used in design automation and by teams in the design of hardware products, process design, or manufacturing. Responsibilities include capturing user stories/requirements, writing both functional and test code, automating build and deployment, and/or performing unit, integration, and end-to-end testing of the software tools. About the Group Technology Development (TD) is the heart for advanced process at Intel. Design Enablement (DE) under TD must enable those technologies in design through design technology co-optimization (DTCO). You will work with design rule definition team, process team and PDK team for rule quality assurance, as well as helping rule development. About the role You must fully understand the design rule intent from discussion and documents. To ensure rule quality you are responsible for test and capture the corner cases. There are approaches like pattern testing, script for sanity check, etc. You must have good communication skills to interact with cross teams. Apply your analytic methods to identify and solve the problems. We are looking for several design rule development and QA engineers that can fully develop, test, and release design rule QA collaterals. Support design rule formation and development. Align and standardize rule specification. Create and maintain test pattern by EDA tools you are familiar with. Develop and support complex algorithms for creating and manipulating layout design data. Understand layout of complex semiconductor devices. Execute the QA flow and regression. Create and manage specification documents. Build up QA flow and assessment mechanism. Verify your delivery with good coverage. Apply EDA tools to help for efficiency.

Qualifications


Minimum Qualifications:
Candidate must possess a MS degree 6+ years of experience or PhD degree with 2+ years of experience in Electrical/Computer Engineering or related field.
4+ years of experience in the following:
- Solid knowledge/experience of process and/or OPC and/or mask in advanced nodes.
- Strong knowledge of design layout structure and/or std. cell development.
- Experienced in working with design rule definitions.
- Experienced in quality assurance for design rule and/or design rule check.
- Industry standard CAD tools/flows for digital and/or analog design.
- Software development/programming in high-level languages (e.g. Python, C/C++, TCL, Perl).
- CAD tool scripting languages (e.g. Cadence SKILL) or equivalent tools.
- Demonstrate experience working on with UNIX and/or Linux platforms.
Preferred Qualifications:
- Demonstrate experience in DRC run set and algorithm development. Specific experience with Synopsys ICV and/or Siemens Calibre.
- Background of digital/analog/cell design.
- Good communication skills, willing to discuss with teams.
- Proven ability to analyze issues, solve problems, and bring closure.


Inside this Business Group


As the world's largest chip manufacturer, Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support.  Employees in the Technology Development and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore’s Law to bring smart, connected devices to every person on Earth.


Posting Statement


All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Benefits


We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.


Working Model


This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.
申請
Maggie, Offensive Security Researcher

Maggie 前沿安全研究員

“我一直夢想改變世界。在英特爾,我能發揮長,並且更有自信。因此,我放眼完成壯舉。”

  • State Business Manager 班加羅爾, 印度 瀏覽工作
  • ATTD Portland Community College Quick Start Semiconductor Training Program 希尔斯伯勒, 俄勒冈州 瀏覽工作
  • Supply Chain Risk/ Program Manager 多個地點 瀏覽工作
瀏覽所有工作

您還沒有最近瀏覽的工作。

瀏覽所有工作

您還沒有保存的工作。

瀏覽所有工作

加入人才社區

隨時留意英特爾的最新動態!註冊訂閱我們的最新消息和更新。

註冊