Skip to main content
搜尋工作

Analog Layout Design Engineer

海法, 海法区, 以色列| 耶路撒冷, Jerusalem, 以色列| Petaẖ Tiqwa, Central District, 以色列 職位 ID JR0262470 職位類別 Silicon Hardware Engineering 工作模式 Hybrid 經驗級別 Experienced 工时类型 全職
申請

Job Description


SIPGPDE (Server/IP Design Team) is looking for an Analog Layout Design Engineer to join our team, developing the industry's best high speed communication devices. Take part in our design innovation chips, enjoy working in a meaningful, growing and highly professional environment where you make a significant impact in a technology-focused company.

Your responsibilities will include, but not limited to:

  • Designing Layout of sensitive analog components such as receivers, transmitters, clocking, ADC/DAC, PLL, and LDO for High-Speed IO IPs using TSMCs & INTEL's current and next-generation process nodes.
  • Working with complex analog signal circuits for a given design specification following design verification tools for process design rules, electron migration, voltage drop (IR), ESD, and other reliability checks on the layouts.
  • A Layout Designer role: you need to align with Design constraints, Floorplan, Power grid, ESD, Bumps, reliability in order to meet performance, and all required verification, following a detailed block plan to align with project schedule.
  • Troubleshoots a wide variety of topics including difficult design issues.


Qualifications


  • B.Sc. in Electrical Engineering or Physics.
  • At least 5 years of experience in Analog Layout Design/Physical Design.
  • Expansive Layout knowledge and practical application of methodologies and physical design.
  • Excellent communication and expected to drive clarity across customers, stakeholders, partners, and managers.
  • Excellent teamwork and being flexible in assignments as per project needs.
  • Previous experience in high-speed SERDES/Ethernet - Advantage.


Inside this Business Group


IP Engineering Group's (IPG) vision Build IPs that power Intel's leadership products and power our customer's silicon. We want to attract & retain talent who get joy in building high quality IP and share our core belief that IP is fundamental to transforming Intel's silicon design process. IPG's guiding principles will be ensuring Quality (Zero Bugs), Customer Obsession (Delight our Customers) and structured Problem Solving. We are a fearless organization transforming IP development.


Posting Statement


All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Benefits


We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.


Working Model


This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.
申請
Maggie, Offensive Security Researcher

Maggie 前沿安全研究員

“我一直夢想改變世界。在英特爾,我能發揮長,並且更有自信。因此,我放眼完成壯舉。”

  • Machine Learning Engineer- Graduate Intern 多個地點 瀏覽工作
  • Shared Service Center Materials Manager 聖荷西, 哥斯达黎加 瀏覽工作
  • NM Marketing and Communications Program Manager - Contract 阿布奎基, 新墨西哥州 瀏覽工作
瀏覽所有工作

您還沒有最近瀏覽的工作。

瀏覽所有工作

您還沒有保存的工作。

瀏覽所有工作

加入人才社區

隨時留意英特爾的最新動態!註冊訂閱我們的最新消息和更新。

註冊