Skip to main content
Cari pekerjaan

Logic Design Engineer

Folsom, California, Amerika Syarikat| Phoenix, Arizona, Amerika Syarikat ID Pekerjaan JR0261274 Kategori Kerja Silicon Hardware Engineering Mod Kerja Hybrid Tahap Pengalaman Experienced Jenis Waktu Bekerja Sepenuh Masa
Mohon

Job Description


Do Something Wonderful!

Intel put the Silicon in Silicon Valley. No one else is this obsessed with engineering a brighter future. Every day, we create world changing technology that enriches the lives of every person on earth. So, if you have a big idea, let’s do something wonderful together. Join us, because at Intel, we are building a better tomorrow. Want to learn more? Visit our YouTube Channel or the links below!

·     Life at Intel

·      Diversity at Intel

Intel is shaping the future of technology to help create a better future for the entire world. Our work in pushing forward fields like AI, analytics, and cloud-to-edge technology is at the heart of countless innovations. With a career at Intel, you'll have the opportunity to use technology to power major breakthroughs and create enhancements that improve our everyday quality of life. Join us and help make the future more wonderful for everyone.

Who We Are

The Memory IP Group (MIP) within the Client Engineering Group (CEG) are looking for logic design engineer to work on state-of the art DDR PHY. This team works on the design of crucial DDR PHY IPs which go into next generation Intel client products.

Who You Are

You will be working with other cross-functional teams like circuit, verification, Physical design, Post-Si Validation teams to ensure successful development of the IP.


This person will also be interacting with Firmware and SoC teams to support integration.


You will be responsible for, but not limited to:

  • Responsible for developing micro-architecture, RTL for these PHY Ips.
  • Performs logic design.
  • Register Transfer Level (RTL) coding, and simulation to generate cell libraries, functional units, and subsystems for inclusion in full chip designs.
  • Participates in the development of Architecture and Microarchitecture specifications for the Logic components.
  • Provides IP integration support to SoC customers and represents RTL team.

Qualifications


You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications:

Bachelor's degree in Electrical Engineering, Computer Engineering or related technical field with 2+ years' experience OR a Master's degree in in Electrical Engineering, Computer Engineering or related technical field with 1+ years' experience.

  • Experience in RTL, logic design.
  • Experience working with cross functional teams (Validation, Timing, Physical design).

Preferred Qualifications:

  • Experience in DDR or any other PHY IPs
  • Post-Si Validation support experience.

Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.


Other Locations



US, Phoenix


Posting Statement


All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Benefits


We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.



Annual Salary Range for jobs which could be performed in US, California: $106,231.00-$159,109.00
*Salary range dependent on a number of factors including location and experience


Working Model


This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.
Mohon
Maggie, Offensive Security Researcher

Maggie Offensive Security Researcher

Saya sentiasa mahu melakukan sesuatu yang mengubah dunia — di Intel, saya rasa dihargai, dan saya semakin yakin pada diri saya sendiri. Ia membuatkan saya berasa seperti saya mampu melakukan perkara yang hebat.
Lihat Semua Pekerjaan

Anda belum mempunyai Pekerjaan Yang Dilihat Baru-baru Ini.

Lihat Semua Pekerjaan

Anda belum mempunyai Kerja Disimpan lagi.

Lihat Semua Pekerjaan

Sertai komuniti bakat kami

Jadilah orang pertama untuk mendapatkan berita perkembangan terkini di Intel! Daftar untuk menerima berita terkini.

Daftar