Skip to main content
Busca Empleos

Physical Design Engineer

San José, Provincia de San José, Costa Rica ID de la oferta JR0258969 Categoría de Trabajo Silicon Hardware Engineering Modo de trabajo Híbrida Nivel de experiencia Experienced
Aplicar

Job Description


Intel put the Silicon in Silicon Valley. No one else is this obsessed with engineering a brighter future. Every day, we create world changing technology that enriches the lives of every person on earth. So, if you have a big idea, let's do something wonderful together. Join us, because at Intel, we are building a better tomorrow. Intel is shaping the future of technology to help create a better future for the entire world. Our work in pushing forward fields like AI, analytics, and cloud-to-edge technology is at the heart of countless innovations. With a career at Intel, you'll have the opportunity to use technology to power major breakthroughs and create enhancements that improve our everyday quality of life. Join us and help make the future more wonderful for everyone.

Responsibilities for this position are as follows. Candidate performs physical design implementation of custom IP and SoC designs from RTL to GDS to create a design database that is ready for manufacturing. Conducts all aspects of the physical design flow including synthesis, place and route, clock tree synthesis, floor planning, static timing analysis, power/clock distribution, reliability, and power and noise analysis. Conducts verification and signoff including formal equivalence verification, static timing analysis, reliability verification, static and dynamic power integrity, layout verification, electrical rule checking, and structural design checking. Analyzes results and makes recommendations to fix violations for current and future product architecture. Possesses expertise in various aspects of structural and physical design, including physical clock design, timing closure, coverage analysis, multiple power domain analysis, placing, routing, synthesis, and DFT using industry standard EDA tools. Optimizes design to improve productlevel parameters such as power, frequency, and area. Participates in the development and improvement of physical design methodologies and flow automation.

Note: This position is not eligible for Intel immigration sponsorship.


Qualifications


You must possess the below minimum qualifications to be initially considered for this position and preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates:

Minimum Qualifications:

  • The candidate must have a Bachelor's degree in Electrical or Computer Engineering or equivalent and 6+ years of experience OR a Master's degree in Electrical or Computer Engineering or equivalent and 4+ years of experience. Experience must include:

  • Structural design viz.

  • Place-n-route.

  • Clocking and timing analysis, synthesis, DRC/LVS, equivalence check, power estimation, etc.

  • Using EDA tools: Fusion Compiler (or DC/ICC), Primetime-SI, PrimePower, Conformal/Formality, IC Validator/Calibre, etc.

  • Scripting skills such as TCL, Perl/Shell

  • Understanding synthesis, power and timing analysis reports in depth and specify design changes to achieve PPA closure.

  • Effective communication in English, Intermediate to Advanced level.


Preferred Qualifications:

  • Experience with development or customization of flows.

  • Understanding of Verilog RTL development and integration, micro-architecture, timing constraints, UPF, Design for Test techniques, etc.

  • Ability to work through technology challenges and physical implementation issues associated with high-performance design implementations.


Inside this Business Group


Xeon and Networking Engineering (XNE) focuses on the development and integration of XEON and Networking SOC's and critical IP's sustain Intels Xeon and 5G networking roadmap.


Posting Statement


All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Benefits


We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.


Working Model


This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.
Aplicar
Maggie, Offensive Security Researcher

Maggie Offensive Security Researcher

Siempre he querido hacer algo que cambie el mundo. En Intel, me siento apreciada y he ganado más confianza en mí misma. Me hacen sentir que soy capaz de lograr grandes cosas.
  • SoC Logic Design Engineer Múltiples localizaciones Aplica ahora
  • IP Logic Design Engineer Hillsboro, Oregón Aplica ahora
  • Staff Software Validation Engineer Múltiples localizaciones Aplica ahora
Ver Todas Las Vacantes

Aún no tiene trabajos vistos recientemente.

Ver Todas Las Vacantes

Aún no tienes trabajos guardados.

Ver Todas Las Vacantes

Únete a nuestra comunidad de talento

Se el primero en enterarte de lo que sucede en Intel. Inscríbete para recibir las últimas noticias y actualizaciones.

Abre el formulario