Skip to main content
Busca Empleos

Logic Design Engineer

Pulau Pinang, Malasia ID de la oferta JR0251772 Categoría de Trabajo Silicon Hardware Engineering Modo de trabajo Híbrida Nivel de experiencia Experienced
Aplicar

Job Description


This position is within the Design Enablement (DE) organization of Intel Technology Development group. We are looking for a talented individual to join ASIC Testchip team to work on IP-SoC frontend logic and validation.

In this role, responsibilities include although not limited to:

  • Develops the logic design, register transfer level (RTL) coding, and simulation for an IP required to generate cell libraries, functional units, IP blocks, and subsystems for integration in full chip designs.

  • Participates in the definition of architecture and microarchitecture features of the block being designed.

  • Applies various strategies, tools, and methods to write RTL and optimize logic to qualify the design to meet power, performance, area, and timing goals as well as design integrity for physical implementation.

  • Reviews the verification plan and implementation to ensure design features are verified correctly and resolves and implements corrective measures for failing RTL tests to ensure correctness of features.

  • Integrate and validate IPs at the SoC level.

  • Performs functional verification of IP logic to ensure design will meet specification requirements.

  • Develops IP verification plans, test benches, and the verification environment to ensure coverage to confirm to microarchitecture specifications.

  • Executes verification plans and defines and runs system simulation models to verify the design, analyze power and timing, and uncover bugs.

  • Replicates, root causes, and debugs issues in the pre-silicon environment.

  • Finds and implements corrective measures to resolve failing tests.

  • Collaborates with architects, RTL developers, and physical design teams to improve verification of complex architectural and microarchitectural features.

  • Documents test plans and drives technical reviews of plans and proofs with design and architecture teams.

  • Maintains and improves existing functional verification infrastructure and methodology.

  • Participates in the definition of verification infrastructure and related TFMs needed for functional design verification.


#designenablement


Qualifications


You must possess the below requirements to be initially considered for this position. Preferred qualifications are in addition to the requirements and are considered a plus factor in identifying top candidates.

Minimum Qualification

  • Bachelor Degree (Master Degree preferred) in Electrical Engineering, Computer Engineering, Computer Science, or other related field of study

  • 5+ years of relevant experience in VLSI design and Verification/validation tests.

  • Expertise in System Verilog/C++/OVM or UVM methodology and/or Formal Verification techniques.


Preferred Qualification

  • System simulation models, and debugging RTL/tests.

  • Analytical with good interpersonal skills

  • Excellent team player

  • Strong analytical ability, problem solving and communication skills

  • Willingness to work independently and at various levels of abstraction.


#designenablement


Inside this Business Group


As the world's largest chip manufacturer, Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support.  Employees in the Technology Development and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore’s Law to bring smart, connected devices to every person on Earth.


Posting Statement


All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Benefits


We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.


Working Model


This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.
Aplicar
Maggie, Offensive Security Researcher

Maggie Offensive Security Researcher

Siempre he querido hacer algo que cambie el mundo. En Intel, me siento apreciada y he ganado más confianza en mí misma. Me hacen sentir que soy capaz de lograr grandes cosas.
  • Pre-silicon system integration engineer Múltiples localizaciones Aplica ahora
  • Junior Manual QA Engineer Tel Aviv, Israel Aplica ahora
  • Solutions and Services Category Planning and Launch, NEX Sales Santa Clara, California Aplica ahora
Ver Todas Las Vacantes

Aún no tiene trabajos vistos recientemente.

Ver Todas Las Vacantes

Aún no tienes trabajos guardados.

Ver Todas Las Vacantes

Únete a nuestra comunidad de talento

Se el primero en enterarte de lo que sucede en Intel. Inscríbete para recibir las últimas noticias y actualizaciones.

Abre el formulario