Skip to main content
Busca Empleos

Physical Design Engineer

Folsom, California, Estados Unidos| Hillsboro, Oregón, Estados Unidos| Phoenix, Arizona, Estados Unidos| Santa Clara, California, Estados Unidos ID de la oferta JR0255269 Categoría de Trabajo Silicon Hardware Engineering Modo de trabajo Híbrida Nivel de experiencia Experienced
Aplicar

Job Description


Do Something Wonderful!

The world is transforming - and so is Intel. Intel is a company of bold and curious inventors and problem solvers who create some of the most astounding technology advancements and experiences in the world. With a legacy of relentless innovation and a commitment to bring smart, connected devices to every person on Earth, our diverse and brilliant teams are continually searching for tomorrow's technology and revel in the challenge that changing the world for the better brings. We work every single day to design and manufacture silicon products that empower people’s digital lives. Come join us and do something wonderful!

Who We Are

We are the Intel CEG DDR Structural Design team driving the future of DDR technologies with Intel. We deliver custom analog and mixed signal layout designs for current and next generation DDR designs which are used across Intel's spectrum of products, including client CPUs, Server CPUs, and/or other domains.

Who You Are

Performs physical design implementation of custom IP and SoC designs from RTL to GDS to create a design database that is ready for manufacturing. Conducts all aspects of the physical design flow including synthesis, place and route, clock tree synthesis, floor planning, static timing analysis, power/clock distribution, reliability, and power and noise analysis. Conducts verification and signoff including formal equivalence verification, static timing analysis, reliability verification, static and dynamic power integrity, layout verification, electrical rule checking, and structural design checking. Analyzes results and makes recommendations to fix violations for current and future product architecture. Possesses expertise in various aspects of structural and physical design, including physical clock design, timing closure, coverage analysis, multiple power domain analysis, placing, routing, synthesis, and DFT using industry standard EDA tools. Optimizes design to improve product-level parameters such as power, frequency, and area. Participates in the development and improvement of physical design methodologies and flow automation.


Qualifications


Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications:

A Master’s degree in Electrical Engineering or similar AND

5+ years of experience in the following:

  • Synthesis and PNR flows on designs with greater than 500k instances
  • Expertise in Floorplanning, Clock Tree Synthesis, Placement and Routing for complex Mixed-Signal blocks
  • Industry standard tools including Fusion Compiler, Primetime, Conformal etc.

Preferred Qualifications:

  • 7+ years of experience in Physical Design
  • Familiarity with scripting languages Perl, Tcl, Python etc.

Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.


Other Locations



US, OR, Hillsboro; US, AZ, Phoenix; US, CA, Santa Clara


Posting Statement


All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Benefits


We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.



Annual Salary Range for jobs which could be performed in US, California: $123,419.00-$185,123.00
*Salary range dependent on a number of factors including location and experience


Working Model


This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.
Aplicar
Maggie, Offensive Security Researcher

Maggie Offensive Security Researcher

Siempre he querido hacer algo que cambie el mundo. En Intel, me siento apreciada y he ganado más confianza en mí misma. Me hacen sentir que soy capaz de lograr grandes cosas.
  • Design Methodology and Flow Development Engineer Múltiples localizaciones Aplica ahora
  • Yield Analysis (YA) Engineer Hsinchu, Taiwán Aplica ahora
  • Strategic Financial Planning Analysts San José, Costa Rica Aplica ahora
Ver Todas Las Vacantes

Aún no tiene trabajos vistos recientemente.

Ver Todas Las Vacantes

Aún no tienes trabajos guardados.

Ver Todas Las Vacantes

Únete a nuestra comunidad de talento

Se el primero en enterarte de lo que sucede en Intel. Inscríbete para recibir las últimas noticias y actualizaciones.

Abre el formulario