Apply Now    
Job ID: JR0042375
Job Category: Engineering
Primary Location: Bangalore, KA IN
Other Locations:
Job Type: College Grad

Logic Design Engineer

Job Description
Develop and refine digital logic blocks for High Speed Serial IOs. Understand and run front-end tools for CDC, LINT, Low-power structural checks on the functional units. Simulate the design, debug issues and provide RTL solution. Understand analog blocks, its behavioral models, digital-analog interface. Integrate PHY families by combining logic and analog models.


Qualifications

BS or MS with 1+ years of experience in high performance ASIC Development. Experience in Verilog, System Verilog digital design, simulation and verification. Experience with VCS, Verdi, Spyglass or equivalent tools. Knowledge about low-power design, UPF, synthesis, formal verification, static timing analysis are plus.

Inside this Business Group

The Platform Engineering Group (PEG) is responsible for the design, development, and production of system-on-a-chip (SoC) products that go into Intel’s next generation client and mobile platforms. PEG strives to lead the industry moving forward through product innovation and world class engineering.


It has come to our notice that some people have received fake job interview letters ostensibly issued by Intel, inviting them to attend interviews in Intel’s offices for various positions and further requiring them to deposit money to be eligible for the interviews.   We wish to bring to your notice that these letters are not issued by Intel or any of its authorized representatives. Hiring at Intel is based purely on merit and Intel does not ask or require candidates to deposit any money. We would urge people interested in working for Intel, to apply directly at www.jobs.intel.com and not fall prey to unscrupulous elements.


Apply Now    

What would you like to do now?

Connect with Us

Get Job Alerts

Get started
Student Center

Find out more about working at Intel

Learn more
Education

Jobs@Intel Blog

Learn more

Grow your network of opportunities