Apply Now    
Job ID: JR0011681
Job Category: Engineering
Primary Location: Singapore, Central Singapore SG
Other Locations:
Job Type:

Staff Engineer Physical Design and Logic Synthesis SoC

Job Description

Responsibilities

  • Carry out all aspects of logic synthesis, physical design and Timing closure  of complex digital deep sub-micron SoCs.
  • Carry out logic synthesis, scan insertion, create floor plan and power plan, clock tree synthesis, timing driven place and route and static timing analysis to meet area and performance targets.
  • Carry out equivalence check, power analysis, rail analysis, physical verification of design to achieve signoff quality
  • Carry out Layout Verification (ERC, DRC and LVS)



Qualifications
• Master/Bachelor’s Degree in Electronics Engineering • 10+ years of relevant experience • Proficient with cell-based IC design tools, preferably tools from Synopsys galaxy platform. • Chip implementation experience with exposure to SoC partitioning • Proficient in Deep Submicron Technology nodes (layout effects, etc.)

Apply Now    

What would you like to do now?

Connect with Us

Get Job Alerts

Get started
Student Center

Find out more about working at Intel

Learn more
Education

Jobs@Intel Blog

Learn more

Grow your network of opportunities