Skip to main content

Sr. Timing Signoff and Methodology Lead

科林斯堡, 科羅拉多州, 美国| 希尔斯伯勒, 俄勒冈州, 美国| 奧斯汀, 德克萨斯州, 美国| 圣克拉拉, 加利福尼亚州, 美国| Boxborough, 麻薩諸塞州, 美国 職位 ID JR0272605 職位類別 Silicon Hardware Engineering 工作模式 Hybrid 經驗級別 Experienced 工时类型 全職
申請

Job Description

When you join Intel, you become part of a global organization with big ambitions. Our people have had a profound influence on the world by creating radical innovations that revolutionize the way we live.

 We are driven by our purpose: To create world-changing technology that improves the life of every person on the planet. We develop technologies that bring down barriers and enable tomorrow’s greatest scientific breakthroughs and cultural achievements.

Responsibilities include but are not limited to:

  • Performs timing analysis and timing optimization, generates, and verifies timing constraints, and fixes timing violations at full chip/block level for SoCs.
  • Conducts timing rollups, designs for functionality, and develops performance and power optimized clock networks.
  • Develops and defines methodologies to ensure highest quality of timing models that enable the physical design team to operate efficiently.
  • Defines the right process, voltage, and temperature (PVT) conditions to be used for timing analysis for a given design based on the product plans such as operating conditions and binning.
  • Works closely with the clocking team and other backend full chip designers for clocking balance, timing fixes, power delivery, and partitioning.
  • Collaborates with architecture, clocking design, and logic design teams to deliver flow development for chip integration and validates high performance low power clock network guidelines.
  • Understanding of DFT (design for testability) logic and hands-on experience in design closure.

Qualifications

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum qualifications:

  • Bachelor's degree in Electrical / Computer Engineering, Computer Science or in a STEM related field of study.
  • 8+ years of timing verification experience.

Preferred Qualifications:

  • Master's degree
  • 10+ years STA hands on experience.
  • Server experience.

Inside this Business Group

The Data Center & Artificial Intelligence Group (DCAI) is at the heart of Intel’s transformation from a PC company to a company that runs the cloud and billions of smart, connected computing devices. The data center is the underpinning for every data-driven service, from artificial intelligence to 5G to high-performance computing, and DCG delivers the products and technologies—spanning software, processors, storage, I/O, and networking solutions—that fuel cloud, communications, enterprise, and government data centers around the world.

Other Locations

US, OR, Hillsboro; US, TX, Austin; US, CA, Santa Clara; US, MA, Boxborough

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.Annual Salary Range for jobs which could be performed in the US $186,070.00-$262,680.00*Salary range dependent on a number of factors including location and experience

Working Model

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

Posting End Date

The application window for this job posting is expected to end by 05/31/2025

申請
Maggie, Offensive Security Researcher

Maggie 前沿安全研究員

“我一直夢想改變世界。在英特爾,我能發揮長,並且更有自信。因此,我放眼完成壯舉。”

  • Industry Technical Specialist France - Multi vertical 巴黎, 法国 瀏覽工作
  • Graphics Software Development Intern 格但斯克, 波蘭 瀏覽工作
  • Compiler Engineer 多個地點 瀏覽工作
瀏覽所有工作

您還沒有最近瀏覽的工作。

瀏覽所有工作

您還沒有保存的工作。

瀏覽所有工作

Join Our Job Alerts

Let’s stay connected. Sign up to receive alerts when new opportunities become available that match your career ambitions.

Join Our Job Alerts

Let’s stay connected. Sign up to receive alerts when new opportunities become available that match your career ambitions.

Interested InSelect options from the fields below and click “Add” to customize what jobs you would like to be notified about.

  • Silicon Hardware Engineering, 科林斯堡, 科羅拉多州, 美国Remove
  • Silicon Hardware Engineering, 希尔斯伯勒, 俄勒冈州, 美国Remove
  • Silicon Hardware Engineering, 奧斯汀, 德克萨斯州, 美国Remove
  • Silicon Hardware Engineering, 圣克拉拉, 加利福尼亚州, 美国Remove
  • Silicon Hardware Engineering, Boxborough, 麻薩諸塞州, 美国Remove

By submitting my information, I acknowledge that I have read and agree to Intel’s Privacy Policy and Terms of Use. I understand that the information I provide will be collected and stored by Intel and may be used to contact me and/or for sending me additional information. Such information may also be transferred to Intel companies in other countries. By joining Intel Job Alerts I also understand that I have not officially applied to any position at the organization or its affiliates.

加入人才社區

隨時留意英特爾的最新動態!註冊訂閱我們的最新消息和更新。

註冊