Skip to main content

Pre-Silicon IP Logic Design and Verification Engineer -Returnship

Santa Clara, California; Folsom, California Job ID JR0231739 Job Category Contract Employee Work Mode Hybrid Experience Level Contract
Job Description

Have you taken a career break and are now interested in returning to the workforce? Intel is offering a 20-week paid returnship for experienced professionals ready to return to the workforce. If you have at least 3 years of professional experience and have taken a career break 2+ years for any of the following, but not limited to reasons we welcome, you to apply:

  • Starting or raising a family

  • Military service/military spouse

  • Community service/volunteer work

  • Caring for a family member or self

  • Teaching

  • Other

At Intel we are excited to have a Return-to-Work program because we appreciate the skills individuals who are returning to work can offer. Through this program you will have the opportunity to revamp your skills, update your resume with new skills and experiences as well as make connections with others transitioning back into the workforce.


This position is hybrid in California during the 20-week returnship program.


As a Pre-Silicon IP Logic Design and Verification Engineer, you will be responsible for but not limited to:
Oversee definition, design, verification, and documentation for IP development. Work with architecture to define feature microarchitecture specification and logic design. Define module interfaces/formats, do Register Transfer Level feature coding and functional simulation. Perform verification test bench development, stimulus development, simulation, and failure debug.
You will have the opportunity to contribute to the development of multidimensional designs involving the layout of complex integrated circuits. Additionally, you may provide input into all aspects of the SoC design flow from high level design to synthesis, place and route, timing, and power to create a design database that is ready for manufacturing.


Qualifications

Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.


This position is not eligible for Intel immigration sponsorship.


Minimum Qualifications:

  • Candidate must have a Bachelor's degree in Computer Science, Computer Engineering or Electrical Engineering with 3+ years of experience or Master's degree in Computer Science, Computer Engineering or Electrical Engineering with 2+ years of experience

  • Computer Architecture knowledge including Cache Coherency concepts

  • SystemVerilog - verified in a front end tool

  • Object Oriented Programming - industry or academic project experience

  • Experience debugging RTL issues

  • Candidates must have taken a career break for 2 or more years.


Preferred Qualifications:

  • Pre-silicon verification

  • Scripting language (Perl, Python, Shell Scripting)



Inside this Business Group
IP Engineering Group's (IPG) vision Build IPs that power Intel's leadership products and power our customer's silicon. We want to attract & retain talent who get joy in building high quality IP and share our core belief that IP is fundamental to transforming Intel's silicon design process. IPG's guiding principles will be ensuring Quality (Zero Bugs), Customer Obsession (Delight our Customers) and structured Problem Solving. We are a fearless organization transforming IP development.

Other Locations

US,Folsom


Covid Statement
Intel strongly encourages employees to be vaccinated against COVID-19. Intel aligns to federal, state, and local laws and as a contractor to the U.S. Government is subject to government mandates that may be issued. Intel policies for COVID-19 including guidance about testing and vaccination are subject to change over time.

Posting Statement
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Benefits
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, and benefit programs. Find more information about our Amazing Benefits here: https://www.intel.com/content/www/us/en/jobs/benefits.html

Working Model
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.
Maggie, Offensive Security Researcher

Maggie Offensive Security Researcher

“I’ve always wanted to do something that changes the world — at Intel, I feel appreciated, and I’ve gained more confidence in myself. It makes me feel like I’m capable of doing great things.”

  • PDK Software Engineer - VLSI Physical Verification - Returnship Multiple Locations Apply Now
  • Returnship - Design Enablement Multiple Locations Apply Now
  • Engineering Operations Manager - Returnship Multiple Locations Apply Now
View All Jobs

No jobs have been viewed recently.

View All Jobs

No jobs have been saved.

View All Jobs