Skip to main content

Product Power Principal Engineer

San Jose, California Job ID JR0235484 Job Category Engineering Work Mode Hybrid Experience Level Experienced
Job Description

The mission of Intel's Programmable Solutions Group (PSG) is to drive the future of FPGAs and Structured ASIC technology around the globe. As part of the Performance and Power Team, you'll be surrounded by some of the brightest minds in the world as we work across the Programmable Solutions Engineering team to achieve Performance per Watt leadership for every product in our broad portfolio. As Product Power Principal Engineer, you will be responsible for overseeing all aspects of FPGA and chiplet power optimization from device concept to production. In this high impact role, you will partner with groups across the engineering organization and with the Business Units to drive the development of PSG's power-optimized FPGAs and chiplets. You'll strongly influence process technology selection, device and multi-chip package (MCP) architecture, binning strategies, silicon design methodologies and execution, and the application of learnings from post-silicon power correlation.

- Oversee all aspects of product power from design concept to tape-in and production release
- Define product and sub-system level power goals, in partnership with Architecture and Design
- Monitor and ensure convergence to product power goals throughout product development cycle, including post-silicon
- Drive pre-silicon power optimization methodologies and strategies, in both front-end and back-end design stages
- Define and continuously improve methods for power model generation, leveraging industry best-practices and post-silicon learning
- Support analysis of power competitiveness, to help ensure product leadership

Additional Skills:
- Strong silicon design fundamentals and deep expertise in design closure methodologies for both custom and ASIC design implementations
- Outstanding and demonstrated communications skills, influencing skills, and ability to deliver tough messages
- Strong leadership skills, self-motivated, persistent, and resilient with the ability to operate in face of ambiguity


Minimum Qualifications:
Bachelor's degree in Electrical or Computer Engineering, or Computer Science or related field with 12+ years of relevant experience
5+ years of experience with industry-standard design tools and methodologies (Prime Time, Design Compiler, ICC, PnR, etc.)
5+ years of experience with power analysis and optimization techniques such as profiling, clock-gating, power-gating, and related EDA tools
5+ years of experience leading a high-performing team of senior technical professionals

Preferred Qualifications
5+ years of experience with complex SoC projects at advanced process nodes (32nm and below)
3+ years of experience overseeing power optimization over full product development cycle
Strong understanding of System and SoC power architecture
Experience with FPGA and related EDA tools

Inside this Business Group
The Programmable Solutions Group (PSG) was formed from the acquisition of Altera. As part of Intel, PSG will create market-leading programmable logic devices that deliver a wider range of capabilities than customers experience today. Combining Altera's industry-leading FPGA technology and customer support with Intel's world-class semiconductor manufacturing capabilities will enable customers to create the next generation of electronic systems with unmatched performance and power efficiency. PSG takes pride in creating an energetic and dynamic work environment that is driven by ingenuity and innovation. We believe the growth and success of our group is directly linked to the growth and satisfaction of our employees. That is why PSG is committed to a work environment that is flexible and collaborative, and allows our employees to reach their full potential.

Covid Statement
Intel strongly encourages employees to be vaccinated against COVID-19. Intel aligns to federal, state, and local laws and as a contractor to the U.S. Government is subject to government mandates that may be issued. Intel policies for COVID-19 including guidance about testing and vaccination are subject to change over time.

Posting Statement
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, and benefit programs. Find more information about our Amazing Benefits here:

Working Model
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.
Maggie, Offensive Security Researcher

Maggie Offensive Security Researcher

“I’ve always wanted to do something that changes the world — at Intel, I feel appreciated, and I’ve gained more confidence in myself. It makes me feel like I’m capable of doing great things.”

  • RDMA IP Manager Multiple Locations Apply Now
  • NAND TD Process Integration/Yield/Reliability Engineer(Expat to Dalian) Multiple Locations Apply Now
  • SOC Verification Engineer Lead Multiple Locations Apply Now
View All Jobs

No jobs have been viewed recently.

View All Jobs

No jobs have been saved.

View All Jobs