Skip to main content

Physical Design Engineer Graduate Internship

San Jose, California; ; Remote Job ID JR0199440 Job Category Intern/Student Work Mode Experience Level Intern
Job Description

Creates bottoms up elements of chip design including but not limited to FET, cell, and block level custom layouts, FUB level floor plans, abstract view generation, RC extraction, and schematic to layout verification and debug using phases of physical design development, including parasitic extraction, static timing, wire load models, clock generation, customer polygon editing, auto place and route algorithms, floor planning, full chip assembly, packaging, and verification.

Troubleshoots a wide variety, including difficult design issues and applied proactive intervention. Schedules, staffs, executes, and verifies complex chips development and execution of project methodologies and/or flow developments. Requires expansive knowledge and practical application of methodologies and physical design.

Length of internship: 6+ months with the possibility to extend it as per business needs.

Internship set to start: January to March 2022


Qualifications

You must possess minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience listed below would be obtained through a combination of your school work/classes/research and/or relevant previous job and/or internship experiences.

This is an entry level position and it will be compensated accordingly.

The candidate must be pursuing a Master's or PhD degree in Computer Engineering, Electrical Engineering, or related field.


Minimum Requirements

Experience in some of the following areas:

  • Floor planning, placement, CTS, route along with signoff checks.

  • TCL/RTL scripting to extract design data.

  • VLSI circuit concepts.

Preferred Requirements

Experience in some of the following areas:

  • Signoff checks include STA, DRC, LVS, FEV, VCLP


Inside this Business Group
The Programmable Solutions Group (PSG) was formed from the acquisition of Altera. As part of Intel, PSG will create market-leading programmable logic devices that deliver a wider range of capabilities than customers experience today. Combining Altera's industry-leading FPGA technology and customer support with Intel's world-class semiconductor manufacturing capabilities will enable customers to create the next generation of electronic systems with unmatched performance and power efficiency. PSG takes pride in creating an energetic and dynamic work environment that is driven by ingenuity and innovation. We believe the growth and success of our group is directly linked to the growth and satisfaction of our employees. That is why PSG is committed to a work environment that is flexible and collaborative, and allows our employees to reach their full potential.

Other Locations

US,Virtual


Covid Statement
Intel strongly encourages employees to be vaccinated against COVID-19. Intel aligns to federal, state, and local laws and as a contractor to the U.S. Government is subject to government mandates that may be issued. Intel policies for COVID-19 including guidance about testing and vaccination are subject to change over time.

Posting Statement
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Benefits
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, and benefit programs. Find more information about our Amazing Benefits here: https://www.intel.com/content/www/us/en/jobs/benefits.html

Annual Salary Range for jobs which could be performed in US, Colorado:$52,000.00-$147,000.00
Maggie, Offensive Security Researcher

Maggie Offensive Security Researcher

“I’ve always wanted to do something that changes the world — at Intel, I feel appreciated, and I’ve gained more confidence in myself. It makes me feel like I’m capable of doing great things.”

  • Package Research and Development Engineering Intern Multiple Locations Apply Now
  • Software Engineer - PEY Intern San Jose, California Apply Now
  • PSG Engineer Intern San Jose, California Apply Now
View All Jobs

No jobs have been viewed recently.

View All Jobs

No jobs have been saved.

View All Jobs