Skip to main content

Packaging Research and Development Engineer

Phoenix, Arizona; Hillsboro, Oregon Job ID JR0231796 Job Category Engineering Work Mode Hybrid Experience Level Experienced
Job Description

Assembly and Test Technology Development (ATTD) Microelectronic Packaging Engineers provide package design, project management, and development-sustaining support for integrated circuits, semiconductor assemblies, and various other electronic components and/or completed units.

Responsible for the thermal and/or mechanical and/or electrical design analysis and development of electronic packages. Package Design Engineer defines the overall package performance and specification and realizes technology certification boundary through product package and/or test vehicle layout design. Conducts tests and research on basic materials and properties. Establishes material specifications for contract assemblers and raw material vendors and interfaces with Quality Assurance and Purchasing regarding material quality and vendor performance. Provides consultation concerning packaging problems and improvements in the packaging process. Communicates and responds to customer requests and participates in customer engaging events as they occur. Develops solutions to problems utilizing formal education and judgment.

The candidate should also exhibit the following behavioral traits and skills:

  • Team player with experience collaborating with customers

  • Communication and stakeholder management skills


Qualifications

This position requires US citizenship and is not eligible for Intel immigration sponsorship.

You must possess the below requirements to be initially considered for this position. Preferred qualifications are in addition to the requirements and are considered a plus factor in identifying top candidates.
Experience listed below would be obtained through a combination of your schoolwork and/or classes and/or research and/or relevant previous job and/or internship experiences.

Requirements:

  • Possess a Bachelor's Degree with 4+ years of experience or Master's degree with 3+ years of experience in Electrical Engineering or Mechanical Engineering or related discipline.

  • 2 + years experience with microelectronic package or PCB physical layout design using package design tools such as Mentor Graphics Xpedition, Cadence Allegro, or AutoCAD.


Preferred:

  • Hands-on experience performing package I/O routing and device power delivery studies starting day 1.

  • Demonstrate to pursue several what-if scenarios regarding I/O routing and/or power delivery strategies with minimal oversight and directions.

  • Experience in microelectronic package substrate technology development.

  • Experience and/or familiarity with Intel pacakge design tools such as Package Layout Automation (PLA) and FIELD.

  • Experience with microelectronic package electrical modeling and simulation tools such as PowerDC, HyperLynx, Q3D, and HFSS. Ability to extract signal integrity and/or power delivery electrical models and run AC/DC/Frequency Domain simulations.

  • Experience with scripting using Python, VB, C, and or other languages.


Inside this Business Group
As the world's largest chip manufacturer, Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support.  Employees in the Technology Development and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore’s Law to bring smart, connected devices to every person on Earth.

Other Locations

US,Hillsboro


Covid Statement
Intel strongly encourages employees to be vaccinated against COVID-19. Intel aligns to federal, state, and local laws and as a contractor to the U.S. Government is subject to government mandates that may be issued. Intel policies for COVID-19 including guidance about testing and vaccination are subject to change over time.

Posting Statement
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Benefits
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, and benefit programs. Find more information about our Amazing Benefits here: https://www.intel.com/content/www/us/en/jobs/benefits.html

Working Model
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.
Maggie, Offensive Security Researcher

Maggie Offensive Security Researcher

“I’ve always wanted to do something that changes the world — at Intel, I feel appreciated, and I’ve gained more confidence in myself. It makes me feel like I’m capable of doing great things.”

  • Circuit Designer and Reliability Scientist Hillsboro, Oregon Apply Now
  • SoC Design Engineer Manager Multiple Locations Apply Now
  • PACKAGE R AND D Engineer Hillsboro, Oregon Apply Now
View All Jobs

No jobs have been viewed recently.

View All Jobs

No jobs have been saved.

View All Jobs