Skip to main content

Senior/Staff SoC Logic Design Engineer (DFT)

Malaysia; Kulim, Malaysia Job ID JR0231526 Job Category Engineering Work Mode Hybrid Experience Level Experienced
Job Description

As a Chipsets System on a Chip (SoC) Logic Design Engineer (DFT), a typical day may include, but is not limited to:        

  • Understand Design-for-Test (DFT) & Design-for-Debug (DFD) features through design specs
  • Drive early DFT design microarchitecture technical readiness (TR), which require to understand customer requirement and plan for design definition solution
  • Perform logic design RTL coding & integration into the Chipset SoC, focusing on Design for Test (DFT) & Debug (DFD)
  • Develop test plan & test sources to perform DFT & DFD design verification, achieving the highest design quality
  • Drive a strong partnership with Manufacturing & Validation team to enable the post-Silicon defect screening, burn-in & system validation
  • Performing all aspects of the SoC design Scan flow such as coverage analysis, setup and debug Spyglass-DFT or other ATPG tools to validate the Scan-DFT design to achieve the best SoC design quality & stuckat/atspeed fault coverage
  • Knowledge & hands-on experience on any of the following is an added advantage:
  • Peripheral protocols such as I/O design protocols (SATA, PCIe, USB and others)
  • Industrial Memory DFT such MBIST
  • Scan ATPG & Mentor GLS testbench in Synopsys VCS tools
  • Product & test pattern development plus test debug knowledge on industrial tester such as Advantest CMT or V93K

You are:             

  • An excellent communicator       
  • Extremely organized     
  • A team player who loves to collaborate 
  • A strong technical leader who communicates well with great influencing skills             
  • Passionate for design/tools and methodology    
  • Someone who meets their commitments            
  • Motivated         
  • Self-driven        
  • Someone who wants to make a difference through technology  

We are:

  • Open to new ideas and methodologies 
  • A collaborative team demonstrating the best teamwork across Intel             
  • Here to help you succeed           
  • People who want to do innovative things            

If your skillsets align with our needs, we will provide you a great path to maximize your positive impact on the world.     

Qualifications:  

  • Bachelor/Master of Engineering or Science degree in Electronic, Electrical or Computer Engineering        
  • Additional qualifications include:            
  • Familiar with UNIX, and well-versed in Verilog or C Programming             
  • Knowledge in RTL integration and validation methodologies       
  • Knowledge in Design-for-X (DFx), where X is Test (DFT), Debug (DFD), Manufacturing (DFM) or Validation (DFV)
  • Familiar with Scan design, methodology, coverage analysis and test validation          
  • Ability to communicate well with counterparts and key stakeholders including cross-site partners           


Inside this Business Group
In the Design Engineering Group (DEG), we take pride in developing the best-in-class SOCs, Cores, and IPs that power Intel’s products. From development, to integration, validation, and manufacturing readiness, our mission is to deliver leadership products through the pursuit of Moore’s Law and groundbreaking innovations.  DEG is Intel’s engineering group, supplying silicon to business units as well as other engineering teams.  As a critical provider of all Intel products, DEG leadership has a responsibility to ensure the delivery of these products in a cost efficient and effective manner.

Other Locations

MY,Kulim


Posting Statement
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Benefits
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, and benefit programs. Find more information about our Amazing Benefits here: https://www.intel.com/content/www/us/en/jobs/benefits.html

Working Model
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.
Maggie, Offensive Security Researcher

Maggie Offensive Security Researcher

“I’ve always wanted to do something that changes the world — at Intel, I feel appreciated, and I’ve gained more confidence in myself. It makes me feel like I’m capable of doing great things.”

  • Analog Design Engineer Malaysia Apply Now
  • SoC Design Engineer Malaysia Apply Now
  • FPGA SOC Staff DFT Engineer Multiple Locations Apply Now
View All Jobs

No jobs have been viewed recently.

View All Jobs

No jobs have been saved.

View All Jobs