Skip to main content

System Validation Debug Lead

Hillsboro, Oregon; Austin, Texas; San Diego, California; Santa Clara, California; Arizona; Remote Job ID JR0234213 Job Category Engineering Work Mode Hybrid Experience Level Experienced
Job Description

We are Data Products Architecture and Engineering (DPEA) within Data Center and Artificial Intelligence (DCAI) driving Data Center and Cloud transformation through innovation, reliability, and proven performance. There are reasons Intel is the global leader and preferred provider of server technology and products. Intel understands the needs of the modern data center and harnesses its years of experience and design expertise to deliver a broad portfolio of innovative server products, systems, and solutions to help businesses grow and be competitive in the market. Our team is motivated and passionate engineers to the core of our heart. We are looking for leaders and path finders.

We are seeking a Power Management (PM) Validation System Debug Lead to join the Intel Xeon Accelerated Performance/ Scalable Performance (AP/SP) Platform Integration and Validation team. In this role you will lead validation debug effort, lead debug forums, perform hands on debug in pre-/Post silicon validation at platform level, work with platform Sysdebug lead on root causing the issue, meet schedule with quality. This role works in cross-org and cross-site collaboration with IP/SoC Design/architecture/Pre-si/FW/SW/BIOS and other Post-Si teams to understand technical features.

Your Responsibilities will include but not limited to:

  • Lead definition of Power Management debug strategies for current and future products.
  • Lead Power Management debug effort for issues found during Pre-silicon, Power-On, Post-silicon, Customer engagement to product release.
  • Lead validation efforts to ensure quality of Server Platform and Silicon.
  • Run task forces to accelerate debug and faster resolution.
  • Help the team members with the validation debug and unblock them to make progress in debug.
  • Be voice of the team to represent issues found in debug at the corresponding forums.
  • Collaborate with Silicon and other Post-si teams for defect resolution.

The candidate should exhibit the following behavioral traits:

  • Strong problem-solving skills.
  • Multitasking skills.
  • Strong written and verbal communication skills.
  • Proficient to work in a dynamic and team-oriented environment.
  • Good networking, communication, and influencing skills.
  • Excellent track record of team skills and collaboration skills.

Qualifications

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a positive factor in identifying top candidates. Requirements listed may be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.

Minimum Requirements:
The candidate must have a Bachelor’s degree in Electrical/Computer Engineering or Computer Science and 7+ years of experience -OR- a Master's Degree in Electrical/Computer Engineering or Computer Science and 4+ years of experience -OR- a PhD in Electrical/Computer Engineering or Computer Science and 2+ years of experience in related field.

Minimum qualifications:

2+ years of experience in two or more of following things:

  • Developing Validation/Debug Methodology, Strategy Development and Platform Debug Stability.
  • Experience with System Architecture with HW/SW/FW.
  • Demonstrated experience working across functions to deliver products.

Preferred qualifications:

  • Platform or Post silicon SOC validation experience.
  • Experience with BIOS/Firmware and silicon debug.
  • Experience in Power Management system validation.
  • Experience leading teams to validate functionalities and debug complex issues.
  • Hardware architecture/microarchitecture experience in Platform/CPU/SoC and/or Chipset, and/or one or more of the subsystems preferably Memory, Power management or Electrical.
  • Python/Perl scripting.

Inside this Business Group
The Data Platforms Engineering and Architecture (DPEA) Group invents, designs & builds the world's most critical computing platforms which fuel Intel's most important business and solve the world's most fundamental problems. DPEA enables that data center which is the underpinning for every data-driven service, from artificial intelligence to 5G to high-performance computing, and DCG delivers the products and technologies—spanning software, processors, storage, I/O, and networking solutions—that fuel cloud, communications, enterprise, and government data centers around the world.

Other Locations

US,TX,Austin;US,CA,San Diego;US,CA,Santa Clara;US,AZ,Virtual


Covid Statement
Intel strongly encourages employees to be vaccinated against COVID-19. Intel aligns to federal, state, and local laws and as a contractor to the U.S. Government is subject to government mandates that may be issued. Intel policies for COVID-19 including guidance about testing and vaccination are subject to change over time.

Posting Statement
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Benefits
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, and benefit programs. Find more information about our Amazing Benefits here: https://www.intel.com/content/www/us/en/jobs/benefits.html

Annual Salary Range for jobs which could be performed in US, Colorado:$113,210.00-$187,350.00

Working Model
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.
Maggie, Offensive Security Researcher

Maggie Offensive Security Researcher

“I’ve always wanted to do something that changes the world — at Intel, I feel appreciated, and I’ve gained more confidence in myself. It makes me feel like I’m capable of doing great things.”

  • Senior Staff Process Engineer - Wet Etch/Cleans (SK) Multiple Locations Apply Now
  • Hard Processor System Architect Multiple Locations Apply Now
  • FPGA Architect Multiple Locations Apply Now
View All Jobs

No jobs have been viewed recently.

View All Jobs

No jobs have been saved.

View All Jobs