Skip to main content

Analog Design Engineer

Folsom, California; Santa Clara, California Job ID JR0232347 Job Category Engineering Work Mode Hybrid Experience Level Experienced
Job Description

We are looking for a highly motivated analog design engineer to join the Chipsets Silicon Group (CSG) Circuits team for Intel's next generation of chipsets/SOC. As part of the team, you will be working across different teams within the organization: architecture, technology development, IP designers, package and platform engineers to design and integrate best in class Hard IPs.

Responsibilities of this role include, but are not limited to:

  • Design, simulation, characterization and integration of on die power delivery related circuits such as: LDOs, power gates, voltage monitors.

  • Design, simulation, characterization and integration of circuits and components for PLLs, DLLs, system monitors: thermals, voltage, clock.

  • Work with architecture team to define and deliver the next generation of Hard IPs for future SOCs.

In addition to the qualifications listed below, the ideal candidate will demonstrate the following traits:

  • Technical leadership with good communication, interpersonal and problem-solving skills.

  • Motivated, self-directed and skilled at working effectively both independently and as a team.

  • Willingness to work across the organization to achieve goals and thrive in a team-oriented environment.


Qualifications

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications:
The candidate must have a Bachelor's degree in Electrical/Computer Engineering and 4+ years of experience Master's degree in Electrical/Computer Engineering and 3+ years of experience -OR- a PhD in Electrical/Computer Engineering and 1+ years experience in the following:

  • Analog circuits design.

  • Knowledge of SOC design, timing analysis and reliability analysis.


Preferred Qualifications

  • Mixed signal design.

  • Post-silicon debugging experience.


Inside this Business Group
In the Design Engineering Group (DEG), we take pride in developing the best-in-class SOCs, Cores, and IPs that power Intel’s products. From development, to integration, validation, and manufacturing readiness, our mission is to deliver leadership products through the pursuit of Moore’s Law and groundbreaking innovations.  DEG is Intel’s engineering group, supplying silicon to business units as well as other engineering teams.  As a critical provider of all Intel products, DEG leadership has a responsibility to ensure the delivery of these products in a cost efficient and effective manner.

Other Locations

US,Santa Clara


Covid Statement
Intel strongly encourages employees to be vaccinated against COVID-19. Intel aligns to federal, state, and local laws and as a contractor to the U.S. Government is subject to government mandates that may be issued. Intel policies for COVID-19 including guidance about testing and vaccination are subject to change over time.

Posting Statement
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Benefits
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, and benefit programs. Find more information about our Amazing Benefits here: https://www.intel.com/content/www/us/en/jobs/benefits.html

Working Model
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.
Maggie, Offensive Security Researcher

Maggie Offensive Security Researcher

“I’ve always wanted to do something that changes the world — at Intel, I feel appreciated, and I’ve gained more confidence in myself. It makes me feel like I’m capable of doing great things.”

  • CMOS Device Engineer (SK) Multiple Locations Apply Now
  • Emulation Engineer Multiple Locations Apply Now
  • Emulation Engineer Multiple Locations Apply Now
View All Jobs

No jobs have been viewed recently.

View All Jobs

No jobs have been saved.

View All Jobs