Skip to main content

IO Layout Design Engineer

Bengaluru, India Job ID JR0232469 Job Category Engineering Work Mode Hybrid Experience Level Experienced
Job Description
As a member of the Advanced Design Library technology group in TMG/DE, you will be at the vanguard of designing analog foundational IP on leading edge Intel processes to meet density and performance scaling goals of Intel CPU and SoC products. AD serves as the design interface with the process development team, working out key design/process interactions for all new processes.

You will be responsible for design, Silicon validation and support of primitive copy-exact analog foundational IP that relate to Electrostatic Discharge (ESD) protection device design and integration. These IPs include: ESD diodes, Power clamps, analog transistors, resistors, capacitors, thermal sensing devices and others.

Qualifications
Qualifications:
-----------------
Responsibilities include but not limited to:
- Define copy-exact foundational IP in collaboration with analog and I/O designers in product groups and AD.
- Work with process/device/Reliability stake holders as part of DTCO to co-optimize design and process modeling/rules. Validate and implement through characterization flows.
- Develop and support scripts/automation for supporting any technology specific layout changes.
- Ensure industry standard TFM and EDA support is enabled for all collaterals.
- Work with respective stakeholders and efficiently communicate across team and geographies.

Minimum Qualification:
--------------------------
- Candidate should possess a master's in degree in Electrical Engineering Electronics Engineering.
- Minimum 1 year experience in scripting/coding in SKILL/Python or any scripting language.
- Solid understanding of semiconductor device physics.
- Experience in layout design of critical ESD circuits, Custom and ASIC Physical Design, RV.
- Knowledge of Electronic Design Automation tools, flows and methodology like Virtuoso XL. Understand Layout cleanup expertise and ability to perform DRCs, LVS verifications.
- Strong analytical ability, problem solving and communication skills.

Preferred Qualifications:
---------------------------
- Minimum 2 years of experience with strong VLSI design knowledge, circuit design knowledge and layout/template development.
- Minimum 2 years in layout automation and scripting and coding for automation in SKILL/Python or other programing languages.
- Experience in Custom, Analog Layout, Mixed Signal layout design.
- Background in semiconductor behavior under ESD conditions.

Inside this Business Group
As the world's largest chip manufacturer, Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support.  Employees in the Technology Development and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore’s Law to bring smart, connected devices to every person on Earth.


Posting Statement
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Benefits
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, and benefit programs. Find more information about our Amazing Benefits here: https://www.intel.com/content/www/us/en/jobs/benefits.html

It has come to our notice that some people have received fake job interview letters ostensibly issued by Intel, inviting them to attend interviews in Intel’s offices for various positions and further requiring them to deposit money to be eligible for the interviews. We wish to bring to your notice that these letters are not issued by Intel or any of its authorized representatives. Hiring at Intel is based purely on merit and Intel does not ask or require candidates to deposit any money. We would urge people interested in working for Intel, to apply directly at https://jobs.intel.com/ and not fall prey to unscrupulous elements.

Working Model
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.
Maggie, Offensive Security Researcher

Maggie Offensive Security Researcher

“I’ve always wanted to do something that changes the world — at Intel, I feel appreciated, and I’ve gained more confidence in myself. It makes me feel like I’m capable of doing great things.”

  • Post-Si Validation Lead Bengaluru, India Apply Now
  • ASIC/FPGA Pre-Si Verification Engineer Bengaluru, India Apply Now
  • CPU performance architect Bengaluru, India Apply Now
View All Jobs

No jobs have been viewed recently.

View All Jobs

No jobs have been saved.

View All Jobs