Skip to main content
Search jobs

Logic Design Engineer

Toronto, Ontario, Canada Job ID JR0264523 Job Category Silicon Hardware Engineering Work Mode Hybrid Experience Level Experienced Full/Part Time Full Time
Apply

Job Description


Do Something Wonderful!

Intel put the Silicon in Silicon Valley. No one else is this obsessed with engineering a brighter future. Every day, we create world changing technology that enriches the lives of every person on earth. So, if you have a big idea, let’s do something wonderful together. Join us, because at Intel, we are building a better tomorrow. Want to learn more? Visit our YouTube Channel or the links below!

·      Life at Intel

·      Diversity at Intel

Intel is shaping the future of technology to help create a better future for the entire world. Our work in pushing forward fields like AI, analytics, and cloud-to-edge technology is at the heart of countless innovations. With a career at Intel, you'll have the opportunity to use technology to power major breakthroughs and create enhancements that improve our everyday quality of life. Join us and help make the future more wonderful for everyone.

Intel's multiprotocol SerDes design team is hiring in Toronto office to ensure continued support of some of the world's most versatile next-generation products. We have a long track record of silicon success over multiple technology nodes. Supporting the team in Toronto, we are hiring a technically experienced Logic Design Engineer.

The key responsibilities of this person include the following:

  • Logic design, register transfer level (RTL) coding, and simulation for an IP required to generate cell libraries, functional units, IP blocks, and subsystems for integration in full chip designs.
  • Participating in the definition of architecture and microarchitecture features of the block being designed.
  • Applying various strategies, tools, and methods to write RTL and optimize logic to qualify the design to meet power, performance, area, and timing goals as well as design integrity for physical implementation.
  • Reviewing the verification plan and implementation to ensure design features are verified correctly and resolves and implements corrective measures for failing RTL tests to ensure correctness of features.
  • Supporting SoC customers to ensure high quality integration and verification of the IP block.
  • Driving quality assurance compliance for smooth IP SoC handoff.

The Logic Design Engineer should possess the following attributes:

  • Excellent communication: Expected to drive clarity across partners, managers.
  • Excellent teamwork: With a relatively small team, we need everyone to help however and wherever they can.
  • Strong analytical and problem solving skills with the ability to independently draw conclusions.

Qualifications


You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

What we need to see (Minimum Qualifications):

Bachelors in Electrical/Computer Engineering and 6+ years of experience -OR- Master's degree in Electrical/Computer Engineering with 4+ years of industry experience in:

  • Experience reading and interpreting technical specs to come up with Microarchitecture and implement RTL design in System Verilog.
  • Computer system architecture and Digital Design knowledge.
  • OVM/UVM methodology to interact with the Validation designers for Val content development.

How to Stand out (Preferred Qualifications):

  • Experience with working in mixed-signal design like SerDes or PLLs.
  • Experience with automated Place-and-route (APR) team to convey constraints and work together to close timing issues.
  • Scripting in at least one of the following interpreted language (e.g. TCL, Perl, Python, Ruby).

Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.


Inside this Business Group


IP Engineering Group's (IPG) vision Build IPs that power Intel's leadership products and power our customer's silicon. We want to attract & retain talent who get joy in building high quality IP and share our core belief that IP is fundamental to transforming Intel's silicon design process. IPG's guiding principles will be ensuring Quality (Zero Bugs), Customer Obsession (Delight our Customers) and structured Problem Solving. We are a fearless organization transforming IP development.


Posting Statement


All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Benefits


We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.


Intel is committed to a culture of accessibility. Intel provides accommodations to applicants and employees with disabilities. Find information and request accommodation here.


Annual Salary Range for jobs which could be performed in Canada:CAD 126,420.00-189,480.00
Salary range dependent on a number of factors including location and experience


Working Model


This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.
Apply
Maggie, Offensive Security Researcher

Maggie Offensive Security Researcher

“I’ve always wanted to do something that changes the world — at Intel, I feel appreciated, and I’ve gained more confidence in myself. It makes me feel like I’m capable of doing great things.”

  • BEOL (Back-End-Of-Line) Integration Principal Engineer Hsinchu, Taiwan View job
  • FSM Global Yield - Device Integration Engineer Hsinchu, Taiwan View job
  • Talent Development for Semiconductors (Silicon Design) Guadalajara, Mexico View job
View all jobs

You don't have Recently Viewed Jobs yet.

View all jobs

You don't have Saved Jobs yet.

View all jobs

Join Our Talent Community

Be the first to hear about what's happening at Intel! Sign up to receive the latest news and updates.

Sign up