Skip to main content

Product Power Engineer

San Jose, California; Hillsboro, Oregon; Phoenix, Arizona Job ID JR0237340 Job Category Engineering Work Mode Hybrid Experience Level Experienced
Job Description

The mission of Intel's Programmable Solutions Group (PSG) is to drive the future of FPGAs and Structured ASIC technology around the globe. As part of the Performance and Power Team, you'll be surrounded by some of the brightest minds in the world as we work across the Programmable Solutions Engineering team to achieve Performance per Watt leadership for every product in our broad portfolio. As Low Power Product Design Engineer, you will be responsible for full chip and sub-system level power analysis and optimization.

In the role, the successful candidate will set power targets, provide pre-silicon power analysis, power model generation and power optimization.  In this high-impact role, you will collaborate closely with cross-functional teams (Design, Planning, Package, Platform) and commit product power to meet business goals.  In addition, you will help develop flows to enable efficient and accurate power analysis, including workload- and profile-dependent scenarios.  If you have a passion for power optimization, we would love to talk with you!


Qualifications

Education Requirements:

  • Bachelor's degree in Electrical or Computer Engineering, or Computer Science or related field with 8+ years of relevant experience.

Minimum Qualifications:

  • 5+ years of experience with industry-standard design tools and methodologies (UPF, Prime Time, Design Compiler, ICC, PnR, etc.).

  • 5+ years of experience with power analysis and optimization techniques such as profiling, clock-gating, power-gating, and related EDA tools (PTPX, Redhawk, Power Artist and Spice).

Preferred Qualifications:

  • 5+ years of experience with complex SoC projects at advanced process nodes (32nm and below).

  • 3+ years of experience power optimization over full product development cycle.

  • Experience with post-silicon power correlation.

  • Experience in flow or tool development using Python/Perl/Tcl.

  • Experience with FPGA and related EDA tools.


Inside this Business Group
The Programmable Solutions Group (PSG) was formed from the acquisition of Altera. As part of Intel, PSG will create market-leading programmable logic devices that deliver a wider range of capabilities than customers experience today. Combining Altera's industry-leading FPGA technology and customer support with Intel's world-class semiconductor manufacturing capabilities will enable customers to create the next generation of electronic systems with unmatched performance and power efficiency. PSG takes pride in creating an energetic and dynamic work environment that is driven by ingenuity and innovation. We believe the growth and success of our group is directly linked to the growth and satisfaction of our employees. That is why PSG is committed to a work environment that is flexible and collaborative, and allows our employees to reach their full potential.

Other Locations

US,OR,Hillsboro;US,AZ,Phoenix


Covid Statement
Intel strongly encourages employees to be vaccinated against COVID-19. Intel aligns to federal, state, and local laws and as a contractor to the U.S. Government is subject to government mandates that may be issued. Intel policies for COVID-19 including guidance about testing and vaccination are subject to change over time.

Posting Statement
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Benefits
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here: https://www.intel.com/content/www/us/en/jobs/benefits.html


Working Model
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.
Maggie, Offensive Security Researcher

Maggie Offensive Security Researcher

“I’ve always wanted to do something that changes the world — at Intel, I feel appreciated, and I’ve gained more confidence in myself. It makes me feel like I’m capable of doing great things.”

  • Senior Memory System Verification Engineer San Jose, California Apply Now
  • ASIC Integration Engineer Multiple Locations Apply Now
  • Senior Pre Si-Verification Engineer Multiple Locations Apply Now
View All Jobs

You don't have Recently Viewed Jobs yet.

View All Jobs

No jobs have been saved.

View All Jobs