PCIe Switch Validation Architect
As a PCIe Switch Validation Architect you will be working alongside a World-class FPGA team within the Programmable Solution Group [PSG] IP Solutions Engineering [IPSE] organization delivering on next-generation IPs, Subsystems, and Solutions to various PSG Business Units.
The Pre-silicon Verification Architect role calls for expertise in verification methodologies, architecture, and UVM constructs to build scalable and reusable verification collaterals. Close collaboration with the micro-architect and design teams to develop robust verification strategy, defining test plans, test writing, and debug in accordance to IP PLC. Develop comprehensive solutions to problems utilizing formal education and judgement. Capacity to work with and respond to requests from various internal teams across multiple sites is required.
Your responsibilities will include, but are not limited to:
- Ensuring the logical design of an IP/subsystem/SoC satisfies the architectural specification
- Creating and optimizing the verification environment, tools, and methodologies
- Developing or using checking software to compare model behavior against a specification
- Generating focused and random test cases, analyzing coverage, and debugging failure cases
- Writing software to provide controllability and observability into the architectural model
- Analyzing microarchitectural features to identify possible problem areas
- Effective communication and teamwork skills.
You must possess the below minimum education requirements and minimum required qualifications to be initially considered for this position. Relevant experience can be obtained through schoolwork, classes, project work, internships, and/or military experience. Additional preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field
8+ years of experience on ASIC or FPGA, IP design, and/or verification with experience in:
- Logic Design verification
- Verification methodologies (e.g. UVM, VMM, OVM)
- C, C++, Perl, Python, and/or TCL
- Design and Verification tools: simulation tools and debug tools (e.g. Quartus, ModelSim, VCS, Questasim, etc.)
- Experience with PCIe protocol
- Preferred Qualifications
- 10+ years of experience of ASIC or FPGA, IP design, and/or Design Verification
- Experience with protocol IP: Ethernet/PCIe
- Experience with building block and system level testbench from scratch using System Verilog, experienced in UVM constrained random coverage driven concepts, assertion-based verification, and functional coverage techniques.
- Experience in architecting test bench environments for unit and system level verification
- End-to-end System level experience including design, software, firmware, and hardware
- Experience working with customers and their systems, and providing optimized solutions.
Inside this Business GroupThe Programmable Solutions Group (PSG) was formed from the acquisition of Altera. As part of Intel, PSG will create market-leading programmable logic devices that deliver a wider range of capabilities than customers experience today. Combining Altera's industry-leading FPGA technology and customer support with Intel's world-class semiconductor manufacturing capabilities will enable customers to create the next generation of electronic systems with unmatched performance and power efficiency. PSG takes pride in creating an energetic and dynamic work environment that is driven by ingenuity and innovation. We believe the growth and success of our group is directly linked to the growth and satisfaction of our employees. That is why PSG is committed to a work environment that is flexible and collaborative, and allows our employees to reach their full potential.
Covid StatementIntel strongly encourages employees to be vaccinated against COVID-19. Intel aligns to federal, state, and local laws and as a contractor to the U.S. Government is subject to government mandates that may be issued. Intel policies for COVID-19 including guidance about testing and vaccination are subject to change over time.
Posting StatementAll qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
BenefitsWe offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here: https://www.intel.com/content/www/us/en/jobs/benefits.html
Annual Salary Range for jobs which could be performed in US, California: $139,480.00-$209,760.00
*Salary range dependent on a number of factors including location and experience
Working ModelThis role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.
Maggie Offensive Security Researcher
“I’ve always wanted to do something that changes the world — at Intel, I feel appreciated, and I’ve gained more confidence in myself. It makes me feel like I’m capable of doing great things.”
- SMG Cloud Technology Undergraduate Intern Multiple Locations View Job
- FPGA Software Application Engineer Guadalajara, Mexico View Job
- FPGA Software Enabling and Optimization Engineer Guadalajara, Mexico View Job
You don't have Saved Jobs yet.View All Jobs