Skip to main content

ASIC Integration Engineer Graduate Intern

San Jose, California; Job ID JR0238156 Job Category Intern/Student Work Mode Hybrid Experience Level Intern
Job Description

Responsibilities may be quite diverse of a technical nature. U.S. experience and education requirements will vary significantly depending on the unique needs of the job. Job assignments are usually for the summer or for short periods during breaks from school.

Responsibilities will include, but are not limited to:

  • Support and maintain the regression run of the library model simulation and implementation.

  • Develop tests to enhance the coverage of the library model regression.

  • Leverage and develop logic/IP obfuscation algorithm into the structural ASIC flow.

This internship position has a length of 5 - 12 months with the possibility to extend it as per business' needs.


Qualifications

Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience listed below would be obtained through a combination of your schoolwork/classes/research and/or relevant previous job and/or internship experiences. This is an entry level position, and it will be compensated accordingly.


Minimum Qualifications

Candidate must be an active student currently pursuing a Master's or PhD degree or equivalent in Electrical Engineering, Computer Engineering, or related field.

3+ months of experience in the following:

  • Verilog RTL coding and synthesis.

  • Scripting language experience (e.g., TCL, Python, Perl, Shell etc.).


Preferred Qualifications

  • Experience using EDA tools in ASIC flow and/or EDA tools development.

  • Experience in hardware security, including logic and IP obfuscation.


Inside this Business Group
The Programmable Solutions Group (PSG) was formed from the acquisition of Altera. As part of Intel, PSG will create market-leading programmable logic devices that deliver a wider range of capabilities than customers experience today. Combining Altera's industry-leading FPGA technology and customer support with Intel's world-class semiconductor manufacturing capabilities will enable customers to create the next generation of electronic systems with unmatched performance and power efficiency. PSG takes pride in creating an energetic and dynamic work environment that is driven by ingenuity and innovation. We believe the growth and success of our group is directly linked to the growth and satisfaction of our employees. That is why PSG is committed to a work environment that is flexible and collaborative, and allows our employees to reach their full potential.

Other Locations

US,Virtual


Covid Statement
Intel strongly encourages employees to be vaccinated against COVID-19. Intel aligns to federal, state, and local laws and as a contractor to the U.S. Government is subject to government mandates that may be issued. Intel policies for COVID-19 including guidance about testing and vaccination are subject to change over time.

Posting Statement
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Benefits
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here: https://www.intel.com/content/www/us/en/jobs/benefits.html


Annual Salary Range for jobs which could be performed in US, Colorado and New York:$63,000.00-$166,000.00
*Salary range dependent on a number of factors including location and experience

Working Model
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.
Maggie, Offensive Security Researcher

Maggie Offensive Security Researcher

“I’ve always wanted to do something that changes the world — at Intel, I feel appreciated, and I’ve gained more confidence in myself. It makes me feel like I’m capable of doing great things.”

  • Software Engineer - PEY Intern San Jose, California Apply Now
  • PSG Business Undergraduate Internship Multiple Locations Apply Now
  • PSG Engineer Graduate Intern Multiple Locations Apply Now
View All Jobs

You don't have Recently Viewed Jobs yet.

View All Jobs

No jobs have been saved.

View All Jobs