Skip to main content

Signal Integrity Engineer

Guadalajara, Mexico Job ID JR0238266 Job Category Engineering Work Mode Hybrid Experience Level Entry Level
Job Description

We are responsible for developing the platform interconnect design guidelines for state-of-the-art server platforms, which support the latest processors and other server products. 

In this position, you will be working with a team of Signal Integrity Engineers and will be developing interconnect interface solutions. Your scope of responsibilities will include but are not limited to: 

  • Engaging with silicon designers platform, designers package, designers electrical, validation teams, and external customer support teams 
  • Performing modeling and simulation of highspeed IO (Input-Output) interconnect channels 
  • Developing package and platform design guidelines 
  • Defining and evaluating circuit design features required to support interconnect performance requirements 
  • Creating signal measurement test plans and reviewing measurement results 
  • Correlating measurements to simulations 
  • Supporting signal integrity tool and methodology development 


You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.  

Experience listed below would be obtained through a combination of your schoolwork/classes/research and/or relevant previous job and/or internship experiences. 

Minimum Qualifications:

  • Candidate must possess a Bachelor's, Master's, or Ph.D. degree in Electrical Engineering, Electronics, Computer Engineering, Computer Science, or a related STEM field (documentation related to Bachelor's degree completion will be required) 
  • Advanced English level 

Preferred qualifications:   

  • Signal Integrity experience supporting highspeed differential signals and memory interfaces such as PCIe Ethernet DDR
  • Fundamental knowledge of transmission line theory and highspeed Printed Circuit Boards PCB design
  • Experience with EDA Tools Mentor Graphics Cadence etc
  • Experience with simulation tools MATLAB, HSpice, and ADS. 
  • Knowledge of Intel Architecture
  • Design of Experiments (DOE) and statistical knowledge and experience would be an added advantage
  • Transmission line modeling using Field Solvers Ansoft 2D HFSS, Q3D, and CST electromagnetic simulator
  • Lab equipment such as TDR VNA digital oscilloscopes and logic analyzers. 
  • Experience with silicon device modeling methods such as IBISAMI or Verilog A
  • PCB layout process and methodology
  • Experience using scripting languages e.g. Python, PERL, etc
  • Board-level system architecture basic silicon design IO structures and topologies

Inside this Business Group
The Data Platforms Engineering and Architecture (DPEA) Group invents, designs & builds the world's most critical computing platforms which fuel Intel's most important business and solve the world's most fundamental problems. DPEA enables that data center which is the underpinning for every data-driven service, from artificial intelligence to 5G to high-performance computing, and DCG delivers the products and technologies—spanning software, processors, storage, I/O, and networking solutions—that fuel cloud, communications, enterprise, and government data centers around the world.

Posting Statement
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here:

Working Model
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.
Maggie, Offensive Security Researcher

Maggie Offensive Security Researcher

“I’ve always wanted to do something that changes the world — at Intel, I feel appreciated, and I’ve gained more confidence in myself. It makes me feel like I’m capable of doing great things.”

  • PSG Rotation Program Guadalajara, Mexico Apply Now
View All Jobs

You don't have Recently Viewed Jobs yet.

View All Jobs

No jobs have been saved.

View All Jobs