Skip to main content
Search jobs

Custom PDK Development Engineer

Bengaluru, Karnataka, India Job ID JR0263414 Job Category Silicon Hardware Engineering Work Mode Hybrid Experience Level Experienced Full/Part Time Full Time
Apply

Job Description


Develops, maintains, and ensures quality assurance of process design kit (PDK) collateral, including PDK runset, PDK extraction, and modeling transistors for Intel design teams to enable new processes and methodologies to be followed across Intel's product lines. Develops automation of QA flow methodologies for specific technology nodes to scale up QA coverage. Documents and monitors QA results. May include developing test patterns to quality the physical design rules for correct implementations. Performs validation for PDK library covering collaterals, partition cells, 3DIC packaging, and back end physical design checks. Ensures that the design teams meet the requirements of the process node. Leads root cause analysis for issues related to designing to a specific process technology and continuously drives initiatives to enhance design methodologies. Creates and maintains technology files with symbols, device parameters, Pcells, design verification decks, layouts, process constraints, design rule checks, and/or layout versus schematic runsets for silicon designers to understand the design process. Resolves issues and bugs found within the PDK collateral. Builds test structures and runs simulation, physical verification, and parasitic extraction to ensure proper model and design solutions. May also deliver design flows, guidelines, and tutorials through sample design databases, test chips, and libraries. Collaborates with silicon design, process engineering, and highvolume manufacturing teams to identify new process technologies and ensure new solutions are high quality and ensure ease of use for both internal and external design communities. Works with EDA vendors on tool improvements to enhance performance and add functionality.

Qualifications


B.E./B.Tech/M.Tech with 8-10 years of relevant experience in custom layout design methodology and leading a team. Must have working knowledge on virtuoso and custom compiler platform. Must have good understanding of virtuoso and custom compiler technology files and its functionality. Prior knowledge of handling EDA tools is added advantage. Candidate should be good in automation using Cadence SKILL/tcl/perl/python and other scripting languages. Candidate should be flexible to work on different aspects of PDK deliverables. Good in written and verbal communication skills.

Inside this Business Group


As the world's largest chip manufacturer, Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support.  Employees in the Technology Development and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore’s Law to bring smart, connected devices to every person on Earth.


Posting Statement


All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Benefits


We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.


It has come to our notice that some people have received fake job interview letters ostensibly issued by Intel, inviting them to attend interviews in Intel’s offices for various positions and further requiring them to deposit money to be eligible for the interviews. We wish to bring to your notice that these letters are not issued by Intel or any of its authorized representatives. Hiring at Intel is based purely on merit and Intel does not ask or require candidates to deposit any money. We would urge people interested in working for Intel, to apply directly at https://jobs.intel.com/ and not fall prey to unscrupulous elements.

Working Model


This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.
Apply
Maggie, Offensive Security Researcher

Maggie Offensive Security Researcher

“I’ve always wanted to do something that changes the world — at Intel, I feel appreciated, and I’ve gained more confidence in myself. It makes me feel like I’m capable of doing great things.”

  • Command Center Operator Student - Kiryat Gat Kiryat Gat, Israel View job
  • Physical Design Engineer Bengaluru, India View job
  • Senior Physical Design Engineer Bengaluru, India View job
View all jobs

You don't have Recently Viewed Jobs yet.

View all jobs

You don't have Saved Jobs yet.

View all jobs

Join Our Talent Community

Be the first to hear about what's happening at Intel! Sign up to receive the latest news and updates.

Sign up