Apply Now    
Job ID: JR0040960
Job Category: Engineering
Primary Location: Hudson, MA US
Other Locations:
Job Type: Experienced Hire

IP Integration and Logic Design Engineer

Job Description


This is an excellent opportunity for a creative and motivated engineer to be part of Scalable Performance CPU Development Group (SDG) team doing exciting work in the development of next generation server Xeon microprocessors. This role offers a platform for the engineer to take his/her design and integration skills to a whole new level. 

This position is located in Hudson, MA.


Qualifications

 Qualifications:

You must possess Minimum Qualifications (listed below) to be initially considered for this position. Preferred Qualifications (listed below) are in addition to the minimum qualifications are considered a plus factor in identifying top candidates.

Minimum Qualifications:

  • BS or MS degree in Electrical or Computer Engineering or related fields 
  • 4+ years of experience performing IP integration, RTL logic design using System Verilog
  • Experience dealing with challenges in multi-clock and multi-power domain designs and familiarity with the EDA tools supporting such designs 
  • Experience using scripting languages in design automation using languages such as TCL, Perl, JSON, Python
  • Strong problem solving and debugging skills and ability to work closely with various chip design disciplines and cross site teams
  • Proven verbal and written communication skills
  • Motivated, self-directed, and able to work effectively both independently and in a team environment 

 
Preferred Qualifications:

  • Experience in Design for Test (DFT) and Design for Debug (DFD) in a large chip development environment
  • Ability to debug errors in various cad tools (Synopsys SOC IP integration tools (coreBuilder, coreAssembler, vcs, etc)
  • Good level of understanding of the power Management, reset, clock, and power domain challenges for large SoCs 
  • Experience dealing with Inter IP floor planning and timing, ability to work closely with Physical designers

Inside this Business Group

The Platform Engineering Group (PEG) is responsible for the design, development, and production of system-on-a-chip (SoC) products that go into Intel’s next generation client and mobile platforms. PEG strives to lead the industry moving forward through product innovation and world class engineering.


Posting Statement. Intel prohibits discrimination based on race, color, religion, gender, national origin, age, disability, veteran status, marital status, pregnancy, gender expression or identity, sexual orientation or any other legally protected status.
Apply Now    

What would you like to do now?

Connect with Us

Get Job Alerts

Get started
Student Center

Find out more about working at Intel

Learn more
Education

Jobs@Intel Blog

Learn more

Grow your network of opportunities