Apply Now    
Job ID: JR0039456
Job Category: Engineering
Primary Location: Hillsboro, OR US
Other Locations: California, Santa Clara;
Job Type: Experienced Hire

IO Memory Management IP Architect

Job Description

Responsibilities;
•    Determines, specifies and evaluates the viability of complex hardware features and structures and ensures that software and hardware designs interface correctly. 
•    Designs framework for particular functions. 
•    Defines, documents and tests processes for inclusion into technical platforms, subsystem specifications, input/output and working parameters for hardware and/or software compatibility. 
•    Identifies, analyzes and resolves subsystem and/or SoC design weaknesses. 
•    Influences the shaping of future products by significantly contributing to the architecture used across design families. 
•    Provides multilayered technical expertise for next generation initiatives.


Qualifications

Minimum Qualifications:

  • Bachelor degree in Electrical or Computer Engineering with 6+ years of industry experience or Master's degree in Electrical or Computer Engineering with 4+ years of industry experience.
  • 2+ years’ experience with computer architecture and solid knowledge of multi-processor cache coherency and I/O architecture such as PCIe
  • Previous leading experience with the ability to communicate across the ladder of leadership in a multi-organizational environment.

Preferred Qualifications:

  • Strong computer architecture, multi-processor cache coherency and PCIe architecture background
  • Experience with memory management and virtualization technology
  • Experience with to analyze data particularly performance data, draw conclusions and recommend remedies

Inside this Business Group

The Platform Engineering Group (PEG) is responsible for the design, development, and production of system-on-a-chip (SoC) products that go into Intel’s next generation client and mobile platforms. PEG strives to lead the industry moving forward through product innovation and world class engineering.



Other Locations

California, Santa Clara;


Posting Statement. Intel prohibits discrimination based on race, color, religion, gender, national origin, age, disability, veteran status, marital status, pregnancy, gender expression or identity, sexual orientation or any other legally protected status.

Apply Now    

What would you like to do now?

Connect with Us

Get Job Alerts

Get started
Student Center

Find out more about working at Intel

Learn more
Education

Jobs@Intel Blog

Learn more

Grow your network of opportunities