Apply Now    
Job ID: JR0039664
Job Category: Engineering
Primary Location: Bangalore, KA IN
Other Locations:
Job Type: Experienced Hire

Core Layout Designer

Job Description
You will be part of Intel Architecture Cores Group IACG group within PEG, in the Big Core IP development team driving Intel's latest CPU's in the World's leading process technologies. Your responsibilities will include but not limited to: Layout design of Datapath and Register Files using semi-automated tools, flows, methodology along with manual polygon editsBlock level/sub-chip level floor-plan, Layout integration, power grid planning, clock routingAbstract view generation and full-chip assemblyRC extraction, RC aware routing both manual and semi-autoCoordination with circuit designerReliability Verification EM/SH/IR, etcPhysical verification DFM, DRC, LVS, Density, AntennaDevelop layout design methodologies


You must possess a Master's Degree in VLSI or Electronics or a Bachelor's Degree in E&C or Electrical Engineering or a Diploma in E&C with at least 2 years of experience.Preferred Experience: -Layout design of high speed Datapath or Register file or custom memory-Understanding of Layout design Convergence at Block/Section Level -Basic understanding of timing analysis is plus-Scripting knowledge is plus -Strong verbal and written communication skills

Inside this Business Group

The Platform Engineering Group (PEG) is responsible for the design, development, and production of system-on-a-chip (SoC) products that go into Intel’s next generation client and mobile platforms. PEG strives to lead the industry moving forward through product innovation and world class engineering.

Apply Now    

What would you like to do now?

Connect with Us

Get Job Alerts

Get started
Student Center

Find out more about working at Intel

Learn more

Jobs@Intel Blog

Learn more

Grow your network of opportunities