Your role is to develop pre-silicon functional validation tests to verify that the system will meet design requirements. Create test plans for RTL validation, define and run system simulation models, find and implement corrective measures for failing RTL tests. Analyse and use results to modify testing.
At least 5 years experience in similar field. System Verilog and OVM knowledge. Good communication skills to work with cross-geo teams.