Job Description Develops pre-Silicon functional validation tests to verify system will meet design requirements. Creates test plans for RTL validation, defining and running system simulation models, and finding and implementing corrective measures for failing RTL tests. Analyzes and uses results to modify testing. Candidate should have good problem-solving, communication, and interpersonal skills.Key Responsibilities: • Responsible for verification of design, architecture, golden models and micro-architecture using advanced verification methodologies • Responsible for understanding the design and implementation, defining the verification scope, developing/maintaining the verification infrastructure (Transactors, Testbenches, BFMs, Checkers, Monitors). • Definition and development of testplans, Functional coverage points, Assertions, Random/Directed tests to validate design • Running RTL simulations, developing testcases to execute the feature testplans debugging design/TB issues • Create functional coverage points, analyze coverage, and enhance test environment to target coverage holes • Work with other cross cluster, full chip teams to ensure seamless integration of verification components
Minimum skills and experience:Bachelor’s in in EE and/or CS Engineering or related field plus 6 years of relevant experience. A Master’s degree is preferred. Candidate should have 6+ years of experience with the following:• Solid experience with HVL’s like SystemVerilog, or Specman • Familiarity with OOP’s concepts and OVM/UVM methodologies • Hands on experience with coding and developing testbench components like BFM’s, Monitors and Checkers/Scoreboards. • Good understanding of overall Validation flows tools • Familiarity with Functional Coverage, Code Coverage Assertions concepts methodologies • Preferable but not desired, is some familiarity/experience with Formal Property Verification flows/tools Preferred skills and experience• Knowledge Cache based designs Cache Coherency flows is a big plus • Experience with Perl, Shell scripting, Makefiles, TCL a plus
Inside this Business Group
The Platform Engineering Group (PEG) is responsible for the design, development, and production of system-on-a-chip (SoC) products that go into Intel’s next generation client and mobile platforms. PEG strives to lead the industry moving forward through product innovation and world class engineering.
Our application process will be temporarily impacted while we make some upgrades to our application software. You will be unable to complete the application process during this period. We expect full site functionality to return on November 2nd. We apologize for the inconvenience and thank you for your patience.
In the meantime, we encourage you to sign up for our talent network. As a member, you will receive news and advice from our recruiters, as well as job alerts tailored to your specific skillset. We will also alert you when this maintenance is complete and the application process is back online.